## $\mu$ PD17120 SUBSERIES

## 4-BIT SINGLE-CHIP MICROCONTROLLER

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after poweron for devices having reset function.

[^0]The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or reexport of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

## The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.
Anti-radioactive design is not implemented in this product.

## INTRODUCTION



Relevant Documents The following documents are provided for the $\mu$ PD17120 subseries.
The numbers listed in the table are the document numbers.
Some related documents are preliminary versions. This document, however, is not indicated as "Preliminary".

| Part Number <br> Document Name | $\mu \mathrm{PD} 17120$ | $\mu \mathrm{PD} 17121$ | $\mu \mathrm{PD} 17132$ | $\mu \mathrm{PD} 17133$ | $\mu$ PD17P132 | $\mu \mathrm{PD} 17 \mathrm{P} 133$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data sheet | $\begin{gathered} \text { IC-8407 } \\ \text { [IC-2972] } \end{gathered}$ | $\begin{gathered} \text { IC-8399 } \\ \text { [IC-2976] } \end{gathered}$ | $\begin{gathered} \text { IC-8412 } \\ \text { [IC-2973] } \end{gathered}$ | $\begin{gathered} \text { IC-8411 } \\ {[\text { IC-2974] }} \end{gathered}$ | $\begin{aligned} & \text { ID-8419 } \\ & \text { [ID-2971] } \end{aligned}$ | $\begin{aligned} & \text { ID-8426 } \\ & \text { [ID-2983] } \end{aligned}$ |
| User's manual | This manual [IEU-1367] |  |  |  |  |  |
| IE-17K <br> CLICE Ver.1.6 <br> User's manual | EEU-929 [EEU-1467] |  |  |  |  |  |
| IE-17K-ET <br> CLICE-ET Ver.1.6 <br> User's manual | EEU-931 [EEU-1466] |  |  |  |  |  |
| SE board User's manual | EEU-847 [EEU-1412] |  |  |  |  |  |
| SIMPLEHOST ${ }^{T M}$ <br> User's manual | EEU-723 [EEU-1336] (Introduction) EEU-724 [EEU-1337] (Reference) |  |  |  |  |  |
| AS17K (Ver.1.11) User's manual | EEU-603 [EEU-1287] |  |  |  |  |  |
| Device file User's manual | EEU-907 [EEU-1464] |  |  |  |  |  |

Remark The numbers inside [ ] indicate English document number.

The $\mu$ PD17120 subseries has different pin names and signal names depending on the system clock type, as shown in the table below.

|  | $\begin{aligned} & \text { RC Oscillation } \\ & \left(\begin{array}{c} \mu \mathrm{PD} 17120 \\ \mu \mathrm{PD} 17132 \\ \mu \mathrm{PD} 17 \mathrm{P} 132 \end{array}\right) \end{aligned}$ | Ceramic Oscillation $\left(\begin{array}{c} \mu \mathrm{PD} 17121 \\ \mu \mathrm{PD} 17133 \\ \mu \mathrm{PD} 17 \mathrm{P} 133 \end{array}\right)$ |
| :---: | :---: | :---: |
| System Clock | $\mathrm{OSC}_{1}$ | XIN |
| Oscillation Pin | OSC0 | Xout |
| System Clock Frequency | fcc | fx |

Unless otherwise specified, this manual uses Xin, Xout, and fx for descriptions. When using the $\mu$ PD17120, 17132, and 17P132, please change the readings to OSC1, OSCo and fcc.

## TABLE OF CONTENTS

CHAPTER 1 GENERAL ..... 1
1.1 FUNCTION LIST ..... 2
1.2 ORDERING INFORMATION ..... 3
1.3 BLOCK DIAGRAM ..... 4
1.4 PIN CONFIGURATION (Top View) ..... 6
CHAPTER 2 PIN FUNCTIONS ..... 9
2.1 PIN FUNCTIONS ..... 9
2.1.1 Pins in Normal Operation Mode ..... 9
2.1.2 Pins in Program Memory Write/Verify Mode ... $\mu$ PD17P132, 17P133 only ..... 11
2.2 PIN INPUT/OUTPUT CIRCUIT ..... 12
2.3 HANDLING UNUSED PINS ..... 17
2.4 CAUTIONS ON USE OF THE RESET AND INT PINS (in Normal Operation Mode only) ..... 18
CHAPTER 3 PROGRAM COUNTER (PC) ..... 19
3.1 PROGRAM COUNTER CONFIGURATION ..... 19
3.2 PROGRAM COUNTER OPERATION ..... 19
3.2.1 Program Counter at Reset ..... 20
3.2.2 Program Counter during Execution of the Branch Instruction (BR) ..... 20
3.2.3 Program Counter during Execution of Subroutine Calls (CALL) ..... 21
3.2.4 Program Counter during Execution of Return Instructions (RET, RETSK, RETI) ..... 22
3.2.5 Program Counter during Table Reference (MOVT) ..... 22
3.2.6 Program Counter during Execution of Skip Instructions (SKE, SKGE, SKLT, SKNE, SKT SKF) ..... 22
3.2.7 Program Counter When an Interrupt Is Received ..... 22
3.3 CAUTIONS ON PROGRAM COUNTER OPERATION ..... 22
CHAPTER 4 PROGRAM MEMORY (ROM) ..... 23
4.1 PROGRAM MEMORY CONFIGURATION ..... 23
4.2 PROGRAM MEMORY USAGE ..... 24
4.2.1 Flow of the Program ..... 24
4.2.2 Table Reference ..... 27
CHAPTER 5 DATA MEMORY (RAM) ..... 31
5.1 DATA MEMORY CONFIGURATION ..... 31
5.1.1 System Register (SYSREG) ..... 32
5.1.2 Data Buffer (DBF) ..... 32
5.1.3 General Register (GR) ..... 32
5.1.4 Port Registers ..... 33
5.1.5 General Data Memory ..... 33
5.1.6 Uninstalled Data Memory ..... 33
CHAPTER 6 STACK ..... 35
6.1 STACK CONFIGURATION ..... 35
6.2 FUNCTIONS OF THE STACK ..... 35
6.3 ADDRESS STACK REGISTER ..... 36
6.4 INTERRUPT STACK REGISTER ..... 36
6.5 STACK POINTER (SP) AND INTERRUPT STACK REGISTER ..... 36
6.6 STACK OPERATION DURING SUBROUTINES, TABLE REFERENCES, AND INTERRUPTS ..... 37
6.6.1 Stack Operation during Subroutine Calls (CALL) and Returns (RET, RETSK) ..... 37
6.6.2 Stack Operation during Table Reference (MOVT DBF, @AR) ..... 38
6.6.3 Executing RETI Instruction ..... 39
6.7 STACK NESTING LEVELS AND THE PUSH AND POP INSTRUCTIONS ..... 39
CHAPTER 7 SYSTEM REGISTER (SYSREG) ..... 41
7.1 SYSTEM REGISTER CONFIGURATION ..... 41
7.2 ADDRESS REGISTER (AR) ..... 43
7.2.1 Address Register Configuration ..... 43
7.2.2 Address Register Functions ..... 43
7.3 WINDOW REGISTER (WR) ..... 45
7.3.1 Window Register Configuration ..... 45
7.3.2 Window Register Functions ..... 45
7.4 BANK REGISTER (BANK) ..... 46
7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (Memory Pointer: MP) ..... 47
7.5.1 Index Register (IX) ..... 47
7.5.2 Data Memory Row Address Pointer (Memory Pointer: MP) ..... 47
7.5.3 MPE=0 and IXE=0 (No Data Memory Modification) ..... 50
7.5.4 $\mathrm{MPE}=1$ and $\mathrm{IXE}=0$ (Diagonal Indirect Data Transfer) ..... 52
7.5.5 MPE=0 and IXE=1 (Index Modification) ..... 54
7.6 GENERAL REGISTER POINTER (RP) ..... 59
7.6.1 General Register Pointer Configuration ..... 59
7.6.2 Functions of the General Register Pointer ..... 60
7.7 PROGRAM STATUS WORD (PSWORD) ..... 61
7.7.1 Program Status Word Configuration ..... 61
7.7.2 Functions of the Program Status Word ..... 62
7.7.3 Index Enable Flag (IXE) ..... 63
7.7.4 Zero Flag (Z) and Compare Flag (CMP) ..... 63
7.7.5 Carry Flag (CY) ..... 64
7.7.6 Binary-Coded Decimal Flag (BCD) ..... 64
7.7.7 Caution on Use of Arithmetic Operations on the Program Status Word ..... 64
7.8 CAUTIONS ON USE OF THE SYSTEM REGISTER ..... 65
7.8.1 Reserved Words for Use with the System Register ..... 65
7.8.2 Handling of System Register Addresses Fixed at 0 ..... 67
CHAPTER 8 GENERAL REGISTER (GR) ..... 69
8.1 GENERAL REGISTER CONFIGURATION ..... 69
8.2 FUNCTIONS OF THE GENERAL REGISTER ..... 69
CHAPTER 9 REGISTER FILE (RF) ..... 71
9.1 REGISTER FILE CONFIGURATION ..... 71
9.1.1 Configuration of the Register File ..... 71
9.1.2 Relationship between the Register File and Data Memory ..... 71
9.2 FUNCTIONS OF THE REGISTER FILE ..... 72
9.2.1 Functions of the Register File ..... 72
9.2.2 Control Register Functions ..... 72
9.2.3 Register File Manipulation Instructions ..... 73
9.3 CONTROL REGISTER ..... 75
9.4 CAUTIONS ON USING THE REGISTER FILE ..... 75
9.4.1 Concerning Operation of the Control Register (Read-Only and Unused Registers) ..... 75
9.4.2 Register File Symbol Definitions and Reserved Words ..... 76
CHAPTER 10 DATA BUFFER (DBF) ..... 79
10.1 DATA BUFFER CONFIGURATION ..... 79
10.2 FUNCTIONS OF THE DATA BUFFER ..... 80
10.2.1 Data Buffer and Peripheral Hardware ..... 81
10.2.2 Data Transfer with Peripheral Hardware ..... 82
10.2.3 Table Reference ..... 83
CHAPTER 11 ARITHMETIC AND LOGIC UNIT ..... 85
11.1 ALU BLOCK CONFIGURATION ..... 85
11.2 FUNCTIONS OF THE ALU BLOCK ..... 85
11.2.1 Functions of the ALU ..... 85
11.2.2 Functions of Temporary Registers $A$ and $B$ ..... 90
11.2.3 Functions of the Status Flip-flop ..... 90
11.2.4 Performing Operations in 4-Bit Binary ..... 91
11.2.5 Performing Operations in BCD ..... 91
11.2.6 Performing Operations in the ALU Block ..... 93
11.3 ARITHMETIC OPERATIONS (ADDITION AND SUBTRACTION IN 4-BIT BINARY AND BCD) ..... 94
11.3.1 Addition and Subtraction When $\mathrm{CMP}=0$ and $\mathrm{BCD}=0$ ..... 95
11.3.2 Addition and Subtraction When $\mathrm{CMP}=1$ and $\mathrm{BCD}=0$ ..... 95
11.3.3 Addition and Subtraction When $\mathrm{CMP}=0$ and $\mathrm{BCD}=1$ ..... 95
11.3.4 Addition and Subtraction When $C M P=1$ and $B C D=1$ ..... 96
11.3.5 Cautions on Use of Arithmetic Operations ..... 96
11.4 LOGICAL OPERATIONS ..... 96
11.5 BIT JUDGEMENT ..... 97
11.5.1 TRUE (1) Bit Judgement ..... 98
11.5.2 FALSE (0) Bit Judgement ..... 98
11.6 COMPARISON JUDGEMENT ..... 99
11.6.1 "Equal to" Judgement ..... 100
11.6.2 "Not Equal to" Judgement ..... 100
11.6.3 "Greater Than or Equal to" Judgement ..... 101
11.6.4 "Less Than" Judgement. ..... 101
11.7 ROTATIONS ..... 102
11.7.1 Rotation to the Right ..... 102
11.7.2 Rotation to the Left ..... 103
CHAPTER 12 PORTS ..... 105
12.1 PORT OA (POA0, POA1, P0A2, P0Аз) ..... 105
12.2 PORT OB (P0B1, P0B1, P0B2, P0B3) ..... 106
12.3 PORT OC (POC0, POC1, POC2, POC3) ... in the case of the $\mu$ PD17120 and 17121 ..... 107
12.4 PORT OC (P0Co/Cino, P0C1/Cin1, P0C2/Cin2, P0C3/Cin3) in the case of the $\mu$ PD17132, 17133, 17P132, and 17P133 ..... 108
12.5 PORT OD (PODo/SCK, POD $\left.1 / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD} 3 / \mathrm{TMOUT}\right)$ ..... 109
12.6 PORT OE (P0E0, P0E1/Vref) ... Vref, $\mu$ PD17132, 17133, 17P132, and 17P133 only ..... 111
12.6.1 Cautions when Operating Port Registers ..... 112
12.7 PORT CONTROL REGISTER ..... 113
12.7.1 Input/Output Switching by Group I/O ..... 113
12.7.2 Input/Output Switching by Bit I/O ..... 114
CHAPTER 13 PERIPHERAL HARDWARE ..... 117
13.1 8-BIT TIMER COUNTER (TM) ..... 117
13.1.1 8-Bit Timer Counter Configuration ..... 117
13.1.2 8-bit Timer Counter Control Register ..... 119
13.1.3 Operation of 8-bit Timer Counters ..... 120
13.1.4 Selecting Count Pulse ..... 120
13.1.5 Setting a Count Value in Modulo Register and Calculation Method ..... 121
13.1.6 Margin of Error of Interval Time ..... 124
13.1.7 Reading Count Register Values ..... 126
13.1.8 Timer Output ..... 129
13.1.9 Timer Resolution and Maximum Setting Time ..... 130
13.2 COMPARATOR (mPD17132, 17133, 17P132, AND 17P133 ONLY) ..... 131
13.2.1 Configuration of Comparator ..... 131
13.2.2 Functions of Comparator ..... 132
13.3 SERIAL INTERFACE (SIO) ..... 135
13.3.1 Functions of the Serial Interface ..... 135
13.3.2 3-wire Serial Interface Operation Modes ..... 137
13.3.3 Setting Values in the Shift Register ..... 141
13.3.4 Reading Values from the Shift Register ..... 142
13.3.5 Program Example of Serial Interface ..... 143
CHAPTER 14 INTERRUPT FUNCTIONS ..... 145
14.1 INTERRUPT SOURCES AND VECTOR ADDRESS ..... 146
14.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT ..... 147
14.2.1 Interrupt Request Flag (IROXxx) and the Interrupt Enable Flag (IP $\times \times \times$ ) ..... 147
14.2.2 EI/DI Instruction ..... 147
14.3 INTERRUPT SEQUENCE ..... 152
14.3.1 Acceptance of Interrupts ..... 152
14.3.2 Return from the Interrupt Routine ..... 154
14.3.3 Interrupt Acceptance Timing ..... 155
14.4 PROGRAM EXAMPLE OF INTERRUPT ..... 158
CHAPTER 15 STANDBY FUNCTIONS ..... 161
15.1 OUTLINE OF STANDBY FUNCTION ..... 161
15.2 HALT MODE ..... 163
15.2.1 HALT Mode Setting ..... 163
15.2.2 Start Address after HALT Mode is Canceled ..... 163
15.2.3 HALT Setting Condition ..... 165
15.3 STOP MODE ..... 167
15.3.1 STOP Mode Setting ..... 167
15.3.2 Start Address after STOP Mode Cancellation. ..... 167
15.3.3 STOP Setting Condition ..... 169
CHAPTER 16 RESET ..... 171
16.1 RESET FUNCTIONS ..... 171
16.2 RESETTING ..... 172
16.3 POWER-ON/POWER-DOWN RESET FUNCTION ..... 173
16.3.1 Conditions Required to Enable the Power-On Reset Function ..... 173
16.3.2 Description and Operation of the Power-On Reset Function ..... 174
16.3.3 Condition Required for Use of the Power-Down Reset Function ..... 176
16.3.4 Description and Operation of the Power-Down Reset Function ..... 176
CHAPTER 17 ONE-TIME PROM WRITING/VERIFYING ..... 179
17.1 DIFFERENCES BETWEEN MASK ROM VERSION AND ONE-TIME PROM VERSION ..... 179
17.2 OPERATING MODE IN PROGRAM MEMORY WRITING/VERIFYING ..... 180
17.3 WRITING PROCEDURE OF PROGRAM MEMORY ..... 181
17.4 READING PROCEDURE OF PROGRAM MEMORY ..... 182
CHAPTER 18 INSTRUCTION SET ..... 185
18.1 OVERVIEW OF THE INSTRUCTION SET ..... 185
18.2 LEGEND ..... 186
18.3 LIST OF THE INSTRUCTION SET ..... 187
18.4 ASSEMBLER (AS17K) MACRO INSTRUCTIONS ..... 188
18.5 INSTRUCTIONS ..... 189
18.5.1 Addition Instructions ..... 189
18.5.2 Subtraction Instructions ..... 202
18.5.3 Logical Operation Instructions ..... 211
18.5.4 Judgment Instruction ..... 216
18.5.5 Comparison Instructions ..... 218
18.5.6 Rotation Instructions ..... 221
18.5.7 Transfer Instructions ..... 222
18.5.8 Branch Instructions ..... 239
18.5.9 Subroutine Instructions ..... 241
18.5.10 Interrupt Instructions ..... 247
18.5.11 Other Instructions ..... 249
CHAPTER 19 ASSEMBLER RESERVED WORDS ..... 251
19.1 MASK OPTION PSEUDO INSTRUCTIONS ..... 251
19.1.1 OPTION and ENDOP Pseudo Instructions ..... 251
19.1.2 Mask Option Definition Pseudo Instructions ..... 252
19.2 RESERVED SYMBOLS ..... 254
19.2.1 List of Reserved Symbols ( $\mu$ PD17120, 17121) ..... 254
19.2.2 List of Reserved Symbols ( $\mu$ PD17132, 17133, 17P132, 17P133) ..... 260
APPENDIX A DEVELOPMENT TOOLS ..... 267
APPENDIX B ORDERING MASK ROM ..... 269
APPENDIX C CAUTIONS TO TAKE IN SYSTEM CLOCK OSCILLATION CIRCUIT CONFIGURATIONS ..... 271
APPENDIX D INSTRUCTION LIST ..... 273
APPENDIX E REVISION HISTORY ..... 275

## LIST OF FIGURES (1/2)

Figure No. Title3-3-1Program Counter19
3-2 Value of the Program Counter after an Instruction Is Executed ..... 20
3-3 Value in the Program Counter after Reset ..... 20
3-4 Value in the Program Counter during Execution of a Direct Branch Instruction ..... 20
3-5 Value in the Program Counter during Execution of an Indirect Branch Instruction ..... 21
3-6 Value in the Program Counter during Execution of a Direct Subroutine Call ..... 21
3-7 Value in the Program Counter during Execution of an Indirect Subroutine Call ..... 21
3-8 Value in the Program Counter during Execution of a Return Instruction ..... 22
4-1 Program Memory Map for the $\mu$ PD17120 Subseries ..... 23
4-2 Direct Subroutine Call (CALL addr) ..... 26
4-3 Table Reference (MOVT DBF, @AR) ..... 27
5-1 Configuration of Data Memory ..... 31
5-2 System Register Configuration ..... 32
Data Buffer Configuration ..... 32
General Register (GR) Configuration ..... 33
-5
-5 5-5 Port Register Configuration ..... 33
6-1 Stack Configuration ..... 35
7-1 Allocation of System Register in Data Memory ..... 41
7-2 System Register Configuration ..... 427-3
Address Register Configuration ..... 43
Address Register Used as a Peripheral Register ..... 44
Window Register Configuration ..... 45
Bank Register Configuration ..... 46
Index Register and Memory Pointer Configuration ..... 48
Data Memory Address Modification by Index Register and Memory Pointer ..... 48
Example of Operation When MPE $=0$ and $\mathrm{IXE}=0$ ..... 51
Example of Operation When MPE $=1$ and $\operatorname{IXE}=0$ ..... 53
7-11 Example of Operation When MPE $=0$ and IXE $=1$ ..... 55
7-12 Example of Operation When MPE $=0$ and $I X E=1$ ..... 57
7-13 Example of Operation When MPE=0 and IXE=1 (Array Processing) ..... 58
7-14 General Register Pointer Configuration ..... 59
7-15 General Register Configuration ..... 60
7-16 Program Status Word Configuration ..... 61
7-17 Outline of Functions of the Program Status Word ..... 62
8-1 General Register Configuration ..... 70
9-1 Register File Configuration ..... 71
9-2 Relationship Between the Register File and Data Memory ..... 72
9-3 Accessing the Register File Using the PEEK and POKE Instructions ..... 74
10-1 Allocation of the Data Buffer ..... 79
10-2 Data Buffer Configuration ..... 80
10-3 Relationship Between the Data Buffer and Peripheral Hardware ..... 80
11-1 Configuration of the ALU ..... 86
12-1 Changes in port register due to execution of the CLR1 P0E1 instruction ..... 112
12-2 Input/Output Switching by Group I/O ..... 113
12-3 Bit I/O Port Control Register ..... 114

## LIST OF FIGURES (2/2)

Figure No. Title Page
13-1 Configuration of the 8-bit Timer Counter ..... 118
13-2 Timer Mode Register ..... 119
13-3 Setting the Count Value in a Modulo Register ..... 122
13-4 Error in Zero-Clearing the Count Registe during Counting ..... 124
13-5 Error in Starting Counting from the Count Halt State ..... 125
13-6 Reading 8-Bit Counter Count Values ..... 127
13-7 Timer Output Control Mode Register ..... 129
13-8 Configuration of Comparator ..... 131
13-9 Comparator Input Channel Selection Register ..... 133
13-10 Reference Voltage Selection Register ..... 133
13-11 Comparator Operation Control Register ..... 134
13-12 Block Diagram of the Serial Interface ..... 136
13-13 Timing of 8-Bit Transmission and Reception Mode (Simultaneous Transmission Reception) ..... 137
13-14 Timing of the 8-Bit Reception Mode ..... 138
13-15 Serial Interface Control Register ..... 139
13-16 Setting a Value in the Shift Register ..... 141
13-17 Reading a Value from the Shift Register ..... 142
14-1 Interrupt Control Register ..... 148
14-2 Interrupt Handling Procedure ..... 153
14-3 Return from Interrupt Handling ..... 154
14-4 Interrupt Acceptance Timing Chart (when INTE=1 and IPxxx=1) ..... 155
15-1 Cancellation of HALT Mode ..... 164
15-2 Cancellation of STOP Mode ..... 168
16-1 Reset Block Configuration ..... 172
16-2 Resetting ..... 172
16-3 Example of the Power-On Reset Operation ..... 175
16-4 Example of the Power-Down Reset Operation ..... 177
16-5 Example of Reset Operation during the Period from Power-Down Reset to Power Recovery ..... 178
17-1 $\quad$ Procedure of program Memory Writing ..... 182
17-2 Procedure of Program Memory Reading ..... 183
19-1 Configuration of Control Register ( $\mu$ PD17120, 17121) ..... 258
19-2 Configuration of Control Register ( $\mu$ PD17132, 17133, 17P132, 17P133) ..... 264
C-1 Externally Installed System Clock Oscillation Circuit ..... 271
C-2 Unsatisfactory Oscillation Circuit Examples ..... 272

## LIST OF TABLES (1/1)

Table No. Title Page
2-1 Handling Unused Pins ..... 17
4-1 Vector Address for the $\mu$ PD17120 Subseries ..... 25
6-1 Operation of the Stack Pointer ..... 37
6-2 Operation of the Stack Pointer during Execution ..... 38
6-3 Stack Operation during Table Reference ..... 38
6-4 Stack Operation during Interrupt Receipt and Return ..... 39
6-5 Stack Operation during the PUSH and POP Instructions ..... 39
7-1 Address-modified Instruction Statements ..... 49
Zero Flag (Z) and Compare Flag (CMP) ..... 63
7-210-1 Peripheral Hardware81
11-1 List of ALU Instructions ..... 88
11-2 Results of Arithmetic Operations Performed in 4-Bit Binary and BCD ..... 92
11-3 Types of Arithmetic Operations ..... 94
11-4 Logical Operations ..... 97
11-5 Table of True Values for Logical Operations ..... 97
11-6 Bit Judgement Instructions ..... 97
11-7 Comparison Judgement Instructions ..... 99
12-1 Writing into and Reading from the Port Register (0.70H) ..... 105
12-2 Writing into and Reading from the Port Register (0.71H) ..... 106
2- Writing/reading to/from Port Register (0.72H) ( $\mu$ PD17120, 17121) ..... 107
12-4 Writing into and Reading from the Port Register ( 0.72 H ) and Pin Function Selection ..... 108
12-5 Register File Contents and Pin Functions ..... 110
12-6 Contents Read from the Port Register (0.73H) ..... 110
12-7 Writing into and Reading from the Port Registers (0.6FH.0, 0.6FH.1) ..... 111
13-1 Timer Resolution and Maximum Setting Time ..... 130
13-2 List of Serial Clock ..... 135
13-3 Serial Interface's Operation Mode ..... 137
14-1 Interrupt Source Types ..... 146
14-2 Interrupt Request Flag and Interrupt Enable Flag ..... 147
15-1 States during Standby Mode ..... 162
15-2 HALT Mode Cancellation Condition ..... 163
15-3 Start Address After HALT Mode Cancellation ..... 163
15-4 STOP Mode Cancellation Condition ..... 167
15-5 Start Address After STOP Mode Cancellation ..... 167
16-1 State of Each Hardware Unit When Reset ..... 171
17-1 Pins Used for Writing/Verifying Program Memory ..... 179
17-2 Differences Between Mask ROM Version and One-Time PROM Version ..... 180
17-3 Operating Mode Setting ..... 180
19-1 Mask Option Definition Pseudo Instructions ..... 252
[MEMO]

## CHAPTER 1 GENERAL

The $\mu$ PD17120, 17121, 17132 and 17133 are 4-bit single-chip microcontrollers employing the 17 K architecture and containing 8-bit timer (1 channel), 3-wire serial interface, and power-on/power-down reset circuit.

The $\mu$ PD17P132 and 17P133 are the one-time PROM version of the $\mu$ PD17132 and 17133, respectively, and are suitable for program evaluation at system development and for small-scale production.

The following are features of the $\mu$ PD17120 subseries.

- Comparator input ( $\mu$ PD17132, 17133, 17P132, 17P133 only)
- Comparison function with external reference voltage ( $\mathrm{V}_{\text {ref }}$ )
- Can be used as 4 -bit $\mathrm{A} / \mathrm{D}$ converter by using 15 types of internal reference voltage ( $1 / 16$ to $15 / 16 \mathrm{VDD}$ ) depending on the software
- 3-wire serial interface: 1 channel
- Power-on/power-down reset circuit (reducing external circuits)
- $\mu$ PD17P132 and 17P133 can operate in the same way as mask ROM version - $V_{D D}=2.7$ to 5.5 V

These features of the $\mu$ PD17120 subseries are suitable for use as a controller or a sub-microcomputer device in the following application fields;

- Electric fan
- Hot plate
- Audio equipment
- Mouse
- Printer
- Plain paper copier


### 1.1 FUNCTION LIST

|  | $\mu \mathrm{PD} 17120$ | $\mu \mathrm{PD} 17132$ | $\mu \mathrm{PD} 17 \mathrm{P} 132$ | $\mu \mathrm{PD} 17121$ | $\mu \mathrm{PD} 17133$ | $\mu \mathrm{PD} 17 \mathrm{P} 133$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Masked ROM |  | One-time PROM | Masked ROM |  | One-time PROM |
| ROM Capacity | $\begin{gathered} 1.5 \mathrm{~K} \text { bytes } \\ (768 \times 16 \text { bits) } \end{gathered}$ | 2K bytes <br> (1024 $\times 16$ bits) |  | $\begin{gathered} 1.5 \mathrm{~K} \text { bytes } \\ (768 \times 16 \text { bits }) \end{gathered}$ | $\begin{array}{r} 2 K \\ (1024 \end{array}$ | ytes <br> 16 bits) |
| RAM Capacity | $64 \times 4$ bits | 111 | 4 bits | $64 \times 4$ bits | 111 | 4 bits |
| Stack | 5 address stacks; 1 interrupt stack |  |  |  |  |  |
| Input/output port count | 19 ports $\left\{\begin{array}{l}\bullet 18 \text { input/output ports } \\ \bullet 1 \text { sense input (INT pinNote) }\end{array}\right.$ |  |  |  |  |  |
| Comparator (Supply voltage) | None | $\begin{array}{r} 4-c h \\ (V D D=2 \end{array}$ | annel <br> 7 to 5.5 V ) | None | 4- <br> $(\mathrm{VDD}=$ | nnel to 5.5 V ) |
| Timer | 1-channel (8-bit timer) |  |  |  |  |  |
| Serial Interface | 1-channel (3-wire) |  |  |  |  |  |
| Interrupt | - 1 external interrupt (INT): $\left\{\begin{array}{l}\text { Detection of the rising edge } \\ \text { Detection of the trailing edge } \\ \text { Detection of both rising and trailing edges }\end{array}\right\}$ Selectable- 2 internal interrupts $\begin{cases}\text { e } & \text { Timer (TM) } \\ \text { - } & \text { Serial interface (SIO) }\end{cases}$ |  |  |  |  |  |
| System clock | RC oscillation |  |  | Ceramic oscillation |  |  |
| Instruction Execution Time | $8 \mu \mathrm{~s}($ when $\mathrm{fcc}=2 \mathrm{MHz})$ |  |  | $2 \mu \mathrm{~s}$ (when $\mathrm{fx}=8 \mathrm{MHz}$ ) |  |  |
| Standby Function | HALT, STOP |  |  |  |  |  |
| Power-on/Power-down Reset Circuit | Incorporated <br> (Can be used on an applied circuit of $\mathrm{V} D \mathrm{D}=5 \mathrm{~V} \pm 10 \%$ ) |  |  | Incorporated <br> (Can be used on an applied circuit of $V_{D D}=5 \mathrm{~V} \pm 10 \%$; $f x=400 \mathrm{kHz}$ to 4 MHz ) |  |  |
| Operating Supply Voltage | - 2.7 to 5.5 V <br> - 4.5 to 5.5 V (When using the power-on power/down reset function) |  |  |  |  |  |
| Package | - 24-pin plastic shrink DIP (300 mil) <br> - 24-pin plastic SOP (375 mil) |  |  |  |  |  |
| One-time PROM Product | $\mu \mathrm{PD} 17 \mathrm{P} 132$ |  | - | $\mu \mathrm{PD} 17 \mathrm{P} 133$ |  | - |

Note When not using the external interrupt function, the INT pin can be used as an input-only pin (sense input). As a sense input, the pin status is read not by the port register but by the control register's INT flag.

## Caution Despite a high level of functional compatibility with the masked ROM product, the PROM product is different in terms of the internal ROM circuit and some electric features. When switching from a PROM to a masked ROM product, be sure to sufficiently evaluate the application of the masked ROM product based on its sample.

### 1.2 ORDERING INFORMATION

| Part Number | Package | Internal ROM |
| :---: | :---: | :---: |
| $\mu$ PD17120CS-xxx | 24-pin plastic shrink DIP (300 mil) | Mask ROM |
| $\mu \mathrm{PD} 17120 \mathrm{GT}-\times \times \times$ | 24-pin plastic SOP (375 mil) | Mask ROM |
| $\mu \mathrm{PD} 17121 \mathrm{CS}-\times \times \times$ | 24-pin plastic shrink DIP (300 mil) | Mask ROM |
| $\mu \mathrm{PD} 17121 \mathrm{GT}-\times \times \times$ | 24-pin plastic SOP (375 mil) | Mask ROM |
| $\mu \mathrm{PD} 17132 \mathrm{CS}-\times \times \times$ | 24-pin plastic shrink DIP (300 mil) | Mask ROM |
| $\mu \mathrm{PD} 17132 \mathrm{GT}-\times \times \times$ | 24-pin plastic SOP ( 375 mil) | Mask ROM |
| $\mu \mathrm{PD} 17133 \mathrm{CS}-\times \times \times$ | 24-pin plastic shrink DIP (300 mil) | Mask ROM |
| $\mu \mathrm{PD} 17133 \mathrm{GT}-\times \times \times$ | 24-pin plastic SOP (375 mil) | Mask ROM |
| $\mu \mathrm{PD} 17 \mathrm{P} 132 \mathrm{CS}$ | 24-pin plastic shrink DIP (300 mil) | One-time PROM |
| $\mu \mathrm{PD} 17 \mathrm{P} 132 \mathrm{GT}$ | 24-pin plastic SOP (375 mil) | One-time PROM |
| $\mu \mathrm{PD} 17 \mathrm{P} 133 \mathrm{CS}$ | 24-pin plastic shrink DIP (300 mil) | One-time PROM |
| $\mu \mathrm{PD} 17 \mathrm{P} 133 \mathrm{GT}$ | 24-pin plastic SOP (375 mil) | One-time PROM |

Remark $x \times x$ : ROM code number

### 1.3 BLOCK DIAGRAM

- Block diagram of the $\mu$ PD17120 and 17121


Remark The terms CMOS and N -ch in parentheses indicate the output form of the port.
CMOS: CMOS push-pull output
N-ch: $\quad$-channel open-drain output (Each pin can contain pull-up resistor as specified using a mask option.)

- Block diagram of $\mu$ PD17132, 17133, 17P132, and 17P133


Remark The terms CMOS and N -ch in parentheses indicate the output form of the port.
CMOS: CMOS push-pull output
N -ch: $\quad \mathrm{N}$-channel open-drain output (Each pin can contain pull-up resistor as specified using a mask option.)

Note The devices in parentheses are effective only in the case of program memory write/verify mode of the $\mu$ PD17P132 and $\mu$ PD17P133.

### 1.4 PIN CONFIGURATION (Top View)

(1) Normal operating mode

24-pin plastic shrink DIP
24-pin plastic SOP


Notes 1. There is no $V_{\text {ref }}$ pin for the $\mu$ PD17120 and 17121.
2. Pins Cino to Cin3 do not exist in the $\mu$ PD17120 and 17121.
(2)

Program memory write/verify mode


Caution () represents processing of the pins which are not used in program memory write/verify mode.
L : Connect to GND via pull-down resistor one by one. Open : This pin should not be connected.

| (3) Pin name |  |
| :---: | :---: |
| Cino to Cin3 | Comparator input |
| CLK | Clock input for address verification |
| Do to $\mathrm{D}_{7}$ | Data input/output |
| GND | Ground |
| INT | External interrupt input |
| MDo to MD3 | Operating mode selection |
| POAo to POA3 | Port 0A |
| POBo to $\mathrm{POB3}$ | Port 0B |
| POCo to $\mathrm{POC3}$ | Port 0C |
| POD 0 to POD ${ }_{3}$ | Port 0D |
| POE to $\mathrm{POE} 3^{\text {a }}$ | Port 0E |
| RESET | Reset input |
| $\overline{\text { SCK }}$ | Serial clock input/output |
| SI | Serial data input |
| SO | Serial data output |
| TMOUT | Timer output |
| VDd | Power supply |
| VPP | Programming voltage supply |
| Vref | External reference voltage |
| Xin, Xout | System clock oscillation |

[MEMO]

## CHAPTER 2 PIN FUNCTIONS

### 2.1 PIN FUNCTIONS

### 2.1.1 Pins in Normal Operation Mode

| Pin No. | Symbol | Function | Output <br> Format | At Poweron/Reset |
| :---: | :---: | :---: | :---: | :---: |
| 1 | GND | Grounded | - | - |
| $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { Xin } \\ & \text { Xout } \end{aligned}$ | $\mu$ PD17121, 17133, 17P133 <br> - Xin, Xout <br> - Pins for system clock resonator oscillation <br> - Connected to ceramic resonator | - | - |
| $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{OSC}_{1} \\ & \mathrm{OSC}_{0} \end{aligned}$ | $\mu$ PD17120, 17132, 17P132 <br> - OSC0, OSC 1 <br> - Pins for system clock oscillation <br> - Resistor is connected between OSCo and OSC 1 |  |  |
| 4 | RESET | System reset input <br> Pull-up resistor can be incorporated by mask optionNote | - | Input |
| $\begin{aligned} & 5 \\ & \text { । } \\ & 8 \end{aligned}$ | $\begin{gathered} \text { POAo } \\ \text { । } \\ \text { POA } \end{gathered}$ | Port 0A <br> - 4-bit I/O port <br> - Input/output can be set by each bit | CMOS <br> Push-pull | Input |
| $\begin{gathered} 9 \\ \text { । } \\ 12 \end{gathered}$ | $\begin{gathered} \text { POBo } \\ \text { । } \\ \text { POB } \end{gathered}$ | Port 0B <br> - 4-bit I/O port <br> - Input/output can be set by 4-bit unit | CMOS <br> Push-pull | Input |
| $\begin{gathered} 13 \\ \text { । } \\ 16 \end{gathered}$ | $\begin{gathered} \text { POCo/Cino } \\ \text { । } \\ \mathrm{POC}_{3} / \mathrm{Cin} 3 \end{gathered}$ | Port OC and analog voltage input of comparator <br> - POCo to POC3 <br> - 4-bit I/O port <br> - Input/output can be set by each bit <br> - Cino to Cin3 ( $\mu$ PD17132, 17133, 17P132, 17P133 only) <br> - Analog input of comparator | CMOS <br> Push-pull | $\begin{aligned} & \text { Input } \\ & \text { (POC) } \end{aligned}$ |
| 17 | INT | External interrupt request signal input and sense input | - | Input |

Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option.

| Pin No. | Symbol | Function | Output <br> Format | At Poweron/Reset |
| :---: | :---: | :---: | :---: | :---: |
| 18 <br> 19 <br> 20 <br> 21 | $\text { PODo/ } \overline{S C K}$ $\begin{gathered} \mathrm{POD}_{1} / \mathrm{SO} \\ \mathrm{POD}_{2} / \mathrm{SI} \\ \mathrm{POD}_{3} / \overline{\mathrm{TMOUT}} \end{gathered}$ | Port OD, output of timer, serial data input, serial data output, serial clock input/output <br> - PODo to POD3 <br> - 4-bit I/O port <br> - Input/output can be set per bit <br> - Pull-up resistor can be incorporated by each bit by mask optionNote <br> - $\overline{\mathrm{SCK}}$ <br> - Serial clock input/output <br> - SO <br> - Serial data output <br> - SI <br> - Serial data input <br> - TMOUT <br> - Output of timer | N -ch Open drain | $\begin{aligned} & \text { Input } \\ & \text { (POD) } \end{aligned}$ |
| $\begin{aligned} & 22 \\ & 23 \end{aligned}$ | $\begin{gathered} \mathrm{POE}_{0} \\ \mathrm{P}_{2} \mathrm{E}_{1} / \mathrm{V}_{\text {ref }} \end{gathered}$ | Port OE and reference voltage input of comparator <br> - POE 0, POE $_{1}$ <br> - 2-bit I/O port <br> - Input/output can be set by each bit <br> - Pull-up resistor can be incorporated per bit by mask optionNote <br> - $V_{\text {ref }}$ ( $\mu \mathrm{PD} 17132,17133,17 \mathrm{P} 132,17 \mathrm{P} 133$ only) <br> - External reference voltage input of comparator | N -ch open drain | $\begin{aligned} & \text { Input } \\ & \text { (POE) } \end{aligned}$ |
| 24 | VDD | Positive power supply | - | - |

Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option.

### 2.1.2 Pins in Program Memory Write/Verify Mode ... $\mu$ PD17P132, 17P133 only

| Pin No. | Symbol | Function | I/O |
| :---: | :---: | :---: | :---: |
| 1 | GND | Grounded | - |
| 2 | CLK | Clock input for address updating in program memory writing/verifying | Input |
| $\begin{aligned} & 5 \\ & \text { । } \\ & 8 \end{aligned}$ | $\begin{gathered} \mathrm{MD}_{0} \\ \text { । } \\ \mathrm{MD}_{3} \end{gathered}$ | Input for selecting operation mode in program memory writing/verifying | Input |
| $\begin{gathered} 9 \\ \text { । } \\ 12 \end{gathered}$ | $\begin{gathered} \mathrm{D}_{0} \\ \text { । } \\ \mathrm{D} 7 \end{gathered}$ | 8-bit data input/output in program memory writing/verifying | Input/Output |
| 17 | $V_{\text {PP }}$ | Pin for applying programming voltage in program memory writing/verifying <br> Apply +12.5 V | - |
| 24 | Vod | Positive power supply <br> Apply +6 V in program memory writing/verifying. | - |

### 2.2 PIN INPUT/OUTPUT CIRCUIT

Below are simplified diagrams of the input/output circuits for each pin of the $\mu$ PD17120 subseries.
(1) $\mathrm{PO} \mathrm{A}_{0}-\mathrm{POA}_{3}, \mathrm{POB}_{0}-\mathrm{POB}_{3}$

(2) $\mathrm{POC}_{0} / \mathrm{Cino}_{0}-\mathrm{POC}_{3} / \mathrm{Cin}_{3}$ Note


Note Pins Cino to Cin3 are not included in the $\mu$ PD17120 and 17121.
(3) $\mathrm{POD}_{0}-\mathrm{POD}_{3}$


Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option, and are always open.
(4) $\mathrm{POE}_{0}$


Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option, and are always open.
(5) $\mathrm{P} 0 \mathrm{E}_{1} / \mathrm{V}_{\text {ref }}$ Note 1


Notes 1. The $\mu$ PD 17120 and 17121 have no $V_{\text {ref }}$ pin function.
2. The $\mu$ PD 17P132 and 17P133 have no pull-up resistor by mask option, and are always open.
(6) INT


Input buffer
(7) RESET


Input buffer

Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option, and are always open.

### 2.3 HANDLING UNUSED PINS

In normal operation mode, it is recommended to process the unused pins as follows:

Table 2-1. Handling Unused Pins

| Pin Name |  |  | Recommended Measures |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Inside Microcontroller | Outside Microcontroller |
| N | Input mode | POA, POB, POC | - | Each pin is connected to VDD or GND through the resistor. Note1 |
|  |  | POD, POE | Does not incorporate a pull-up resistor by the mask option |  |
|  |  |  | Incorporates a pull-up resistor by the mask option. | Open |
|  | Output mode | POA, POBPOC (CMOS port) | - | Open |
|  |  | POD and POE (N-ch open drain port) | Outputs low level without incorporating pull-up resistor by the mask option. |  |
|  |  |  | Outputs high level with a pull-up resistor incorporated by the mask option. |  |
| External Interrupt (INT) ${ }^{\text {Note2 }}$ |  |  | - | Directly connected to GND |
| $\overline{\mathrm{RESET}}{ }^{\text {Note3 }}$$\binom{\text { when using only the built-in }}{\text { power-ON/power-DOWN reset }}$ |  |  | Does not incorporate a pull-up resistor by the mask option | Directly connected to VDD |
|  |  |  | Incorporates a pull-up resistor by the mask option. |  |

Notes 1. When externally pulling up (connecting to VDD through a resistor) or pulling down (connecting to the GND through a resistor), make sure to pay attention to the port's driving ability and current consumption. When pulling up or pulling down at a high resistance value, be careful to ensure that no noise is caused in the relevant pin. Although it depends on the applied circuit as well, it is usual to choose several tens of $k \Omega$ as the resistance value for pull-up or pull-down.
2. The INT pin is for the test mode setting function as well; connect it directly to the GND when unused.
3. If the applied circuit requires a high level of reliability, be sure to design it so that the $\overline{R E S E T}$ signal is input externally. Also, since the RESET pin is for the test mode setting function as well, connect it directly to the Vod when unused.

Caution The output levels of the input/output mode and pins are recommended to be fixed by being set
repeatedly in their respective loops in the program.

Remark The $\mu$ PD17P132 and 17P133 do not contain pull-up resistors by the mask option.

### 2.4 CAUTIONS ON USE OF THE RESET AND INT PINS (in Normal Operation Mode only)

In addition to the function described in 2.1 PIN FUNCTIONS, the RESET pin and the INT pin have the function (for IC testing only) of setting test mode for testing the internal operation of the $\mu$ PD17120 subseries.

If a voltage exceeding the VDD is applied to either of these pins, test mode is set. Therefore, adding a noise exceeding VDD even in normal operation may result in placing the pin in test mode, thus impeding normal operation.

For example, if the $\overline{R E S E T}$ or INT pin wires are laid out too long, wiring noise is added to these pins, thus causing the above problem. Therefore, make sure that the wires are laid down in such a manner that such inter-wire noises are suppressed as much as possible. If noise is still a problem, take noise countermeasures based on external parts as shown in the illustrations below.

- Connecting a Diode of Small Vf between Vdds

- Connecting a Capacitor between Vdds



## CHAPTER 3 PROGRAM COUNTER (PC)

The program counter is used to specify an address in program memory.

### 3.1 PROGRAM COUNTER CONFIGURATION

Figure 3-1 shows the configuration of the program counter.
The program counters are 10-bit binary counters.
This program counter is incremented whenever an instruction is executed.

Figure 3-1. Program Counter


### 3.2 PROGRAM COUNTER OPERATION

Normally, the program counter is automatically incremented each time a command is executed. The memory address at which the next instruction to be executed is stored is assigned to the program counter under the following conditions: At reset; when a branch, subroutine call, return, or table referencing instruction is executed; or when an interrupt is received.

Sections 3.2.1 to 3.2.7 explain program counter operating during execution of each instruction.

Figure 3-2. Value of the Program Counter after an Instruction Is Executed

| - Program Counter Bit | Program Counter Value |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PCO |
| During reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BR addr | Value set by addr |  |  |  |  |  |  |  |  |  |
| CALL addr |  |  |  |  |  |  |  |  |  |  |
| BR @AR <br> CALL @AR <br> (MOVT DBF, @AR) | Value in the address register (AR) |  |  |  |  |  |  |  |  |  |
| RET <br> RETSK <br> RETI | Value in the address stack register location pointed to the stack pointer (return address) |  |  |  |  |  |  |  |  |  |
| During interrupt | Each interrupted vector address |  |  |  |  |  |  |  |  |  |

### 3.2.1 Program Counter at Reset

By setting the $\overline{\text { RESET }}$ terminals to low, the program counter is set to 000 H .

Figure 3-3. Value in the Program Counter after Reset


### 3.2.2 Program Counter during Execution of the Branch Instruction (BR)

There are two ways to specify branching using the branch instruction. One is to specify the branch address in the operand using the direct branch instruction ( $B R$ addr). The other is to branch to the address specified by the address register using the indirect branch instruction (BR @AR).

The address specified by a direct branch instruction is placed in the program counter.

Figure 3-4. Value in the Program Counter during Execution of a Direct Branch Instruction


An indirect branch instruction causes the address in the address counter to be placed in the program counter.

Figure 3-5. Value in the Program Counter during Execution of an Indirect Branch Instruction

| MSB |  |  |  |  |  |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PCO |
| 4 |  |  |  |  |  |  |  |  |  |
| AR9 | AR8 | AR7 | AR6 | AR5 | AR4 | AR3 | AR2 | AR1 | ARO |

### 3.2.3 Program Counter during Execution of Subroutine Calls (CALL)

There are two ways to specify branching using subroutine calls. One is to specify the branch address in the operand using the direct subroutine call (CALL addr). The other is to branch to the address specified by the address register using the indirect subroutine call (CALL @AR).

A direct subroutine call causes the value in the program counter to be saved in the stack and then the address specified in the operand to be placed in the program counter. Direct subroutine calls can specify any address in program memory.

Figure 3-6. Value in the Program Counter during Execution of a Direct Subroutine Call


An indirect subroutine call causes the value in the program counter to be saved in the stack and then the value in the address register to be placed in the program counter.

Figure 3-7. Value in the Program Counter during Execution of an Indirect Subroutine Call


### 3.2.4 Program Counter during Execution of Return Instructions (RET, RETSK, RETI)

During execution of a return instruction (RET, RETSK, RETI), the program counter is restored to the value saved in the address stack register.

Figure 3-8. Value in the Program Counter during Execution of a Return Instruction


### 3.2.5 Program Counter during Table Reference (MOVT)

During execution of table reference (MOVT DBF, @AR), the value in the program counter is saved in the stack, the address register is set by the program counter, then the contents stored at that program memory location is read into the data buffer (DBF). After the program memory contents are read into DBF, the program counter is restored to the value saved in the address stack register.

## Caution One level of the address stack is temporarily used during execution of table reference. Be careful of the stack level.

### 3.2.6 Program Counter during Execution of Skip Instructions (SKE, SKGE, SKLT, SKNE, SKT SKF)

When skip conditions are met and a skip instruction (SKE, SKGE, SKLT, SKNE, SKT, SKF) is executed, the instruction immediately following the skip instruction is treated as a no operation instruction (NOP). Therefore, whether skip conditions are met or not, the number of instructions executed and instruction execution time remain the same.

### 3.2.7 Program Counter When an Interrupt Is Received

When an interrupt is received, the value in the program counter is saved in the address stack. Next, the vector address for the interrupt received is placed in the program counter.

### 3.3 CAUTIONS ON PROGRAM COUNTER OPERATION

Consisting of 10 bits, the $\mu$ PD17120/17121's program counter (PC) can specify a program of up to 1024 steps. As opposed to this, the ROM size is only 768 steps (addresses $0000 \mathrm{H}-02 \mathrm{FFH}$ ). If the program counter's value exceeds 300 H , the contents of the program are equivalent to reading FFFFH and executing the "SKF PSW, \#OFH" instruction. Therefore, be careful about the following point:
(1) When the instruction at the 768th step (address 02FFH) is executed, it does not automatically happen that the program counter goes to 0000 H . If the instruction up to the 768th step (address 02 FFH ) is other than a branch (BR) or (RET) instruction, it will result in specifying a program counter not contained in a ROM. Be careful about this.
(2) In the same manner as (1), please avoid using an instruction that will branch to after the 768th step (address 02FFH).

## CHAPTER 4 PROGRAM MEMORY (ROM)

The program configuration of the $\mu \mathrm{PD} 17120$ subseries is as follows.

| Product Name | Program Memory Capacity | Program Memory Address |
| :--- | :---: | :---: |
| $\mu \mathrm{PD} 17120$ | 1.5 K bytes (768 $\times 16$ bits) | $0000 \mathrm{H}-02 \mathrm{FFH}$ |
| $\mu \mathrm{PD} 17121$ |  |  |
| $\mu \mathrm{PD} 17132$ | 2 K bytes $(1024 \times 16$ bits $)$ | $0000 \mathrm{H}-03 \mathrm{FFH}$ |
| $\mu \mathrm{PD} 17133$ |  |  |
| $\mu \mathrm{PD} 17 \mathrm{P} 132$ |  |  |
| $\mu \mathrm{PD} 17 \mathrm{P} 133$ |  |  |

Program memory stores the program, and the constant data table. The top of the program memory is allocated to the reset start address and the interrupted vector address. The program memory address is specified by the program counter.

### 4.1 PROGRAM MEMORY CONFIGURATION

Figure 4-1 shows the program memory map. Branch instructions, subroutine calls, and table references can specify any address in program memory (0000H - 07FFH).

Figure 4-1. Program Memory Map for the $\mu$ PD17120 Subseries


### 4.2 PROGRAM MEMORY USAGE

Program memory has the following two main functions:
(1) Storage of the program
(2) Storage of constant data

The program is made up of the instructions which operate the CPU (Central Processing Unit). The CPU executes sequential processing according to the instructions stored in the program. In other words, the CPU reads each instruction in the order stored by the program in program memory and executes it.

Since all instructions are 16-bit long words, each instruction is stored in a single location in program memory.
Constant data, such as display output patterns, are set beforehand. The MOVT instruction is used to transfer data from program memory to the data buffer (DBF) in data memory. Reading the constant data in program memory is called table reference.

Program memory is read-only (ROM: Read Only Memory) and therefore cannot be changed by any instructions.

### 4.2.1 Flow of the Program

The program is usually stored in program memory starting from memory location 0000 H and executed sequentially one memory location at a time. However, if for some reason a different kind of program is to be executed, it will be necessary to change the flow of the program. In this case, the branch instruction (BR instruction) is used.

If the same section of program code is going to appear in a number of places, reproducing the code each time it needs to be used will decrease the efficiency of the program. In this case, this section of program code should be stored in only one place in memory. Then, by using the CALL instruction, this piece of code can be executed or read as many times as needed within the program. Such a piece of code is called a subroutine. As opposed to a subroutine, code used during normal operation is called the main routine.

For cases completely unrelated to the flow of the program (in which a section of code is to be executed when a certain condition arises), the interrupt function is used. Whenever a condition arises that is unrelated to the flow of the program, the interrupt function can be used to branch the program to a prechosen memory location (called a vector address).

Items (1) to (5) explain branching of the program using the interrupt function and CPU instructions.

## (1) Vector Address

Table 4-1 shows the address to which the program is branched (vector address) when a reset or interrupt occurs.

Table 4-1. Vector Address for the $\mu$ PD17120 Subseries

| Vector Address | Interrupt Sources |
| :---: | :--- |
| 0000 H | Reset |
| 0001 H | Serial interface interrupt |
| 0002 H | Timer interrupt |
| 0003 H | External interrupt (INT pin) |

## (2) Direct branch

When executing a direct branch (BR addr), the 11-bit instruction operand is used to specify an address in program memory. (However, the most significant bit must be 0. If an address is specified outside of this range, an error will occur in the assembler.) A direct branch instruction can be used to branch to any address in program memory.

## (3) Indirect branch

When executing an indirect branch (BR @AR), the program branches to the address specified by the value stored in the address register (AR). An indirect branch can be used to branch to any address in program memory.
Also refer to 7.2 ADDRESS REGISTER (AR).

## (4) Direct subroutine call

When using a direct subroutine call (CALL addr), the 11-bit instruction operand is used to specify a program memory address of the called subroutine. (However, the most significant bit must be 0. If an address is specified outside of this range, an error will occur in the assembler).

## Example

Figure 4-2. Direct Subroutine Call (CALL addr)


Note The last address of the program memory of the $\mu$ PD17120 and $\mu$ PD17121 is 02 FFH .
(5) Indirect subroutine call

When using an indirect subroutine call (CALL @AR), the value in the address register (AR) should be an address of the called subroutine. This instruction can be used to call any address in program memory.
Also refer to 7.2 ADDRESS REGISTER (AR).

### 4.2.2 Table Reference

Table reference is used to reference constant data in program memory.
The table reference instruction (MOVT DBF, @AF) is used to store the contents of the program memory address specified by the address register in the data buffer.

Since each location in program memory contains 16 bits of information, the MOVT instruction causes 16 bits of data to be stored in the data buffer. The address register can be used to table reference any location in program memory.

## Caution Note that one level of the stack is temporarily used when performing table reference. Also refer to 7.2 ADDRESS REGISTER (AR) and CHAPTER 10 DATA BUFFER (DBF).

Remark As an exception, execution of table reference instructions requires two instruction cycle.

Figure 4-3. Table Reference (MOVT DBF, @AR)


## (1) Constant data table

Example 1 shows an example of code used to reference a constant data table.

## Example 1. Code used for reading the values recorded in a constant data table. The value specified by an OFFSET value is read.

| OFFSET | MEM | 0.00 H | ; Storing area for the offset address. |
| :---: | :---: | :---: | :---: |
|  | ; BANKO |  |  |
|  | MOV | RPH,\#0 | ; Register pointer 7 is used to specify that |
|  | MOV | RPL,\#7 SHL 1 | ; operation results be stored in row address 7 . |
| ROMREF: |  |  |  |
|  | ; BANKO |  |  |
|  |  |  | ; Stores the start address of the constant data ; table in the address register (AR). |
|  | MOV | AR3, \#.DL.TAB | E SHR 12 AND OFH |
|  | MOV | AR2, \#.DL.TAB | E SHR 8 AND OFH |
|  | MOV | AR1, \#.DL.TAB | E SHR 4 AND OFH |
|  | MOV | AR0, \#.DL.TAB | E AND OFH |
|  | ADD | ARO, OFFSET | ; Adds the offset address. |
|  | ADDC | AR1, \#0 |  |
|  | ADDC | AR2, \#0 |  |
|  | ADDC | AR3, \#0 |  |
|  | MOVT | DBF, @AR | ; Executes the table reference instruction. |

TABLE:

| DW | 0001 H |
| :--- | ---: |
| DW | 0002 H |
| DW | 0004 H |
| DW | 0008 H |
| DW | 0010 H |
| DW | 0020 H |
| DW | 0040 H |
| DW | 0080 H |
| DW | 0100 H |
| DW | 0200 H |
| DW | 0400 H |
| DW | 0800 H |
| DW | 1000 H |
| DW | 2000 H |
| DW | 4000 H |
| DW | 8000 H |
|  |  |

## (2) Branch table

Example 2 shows an example of code used to reference a branch table.

Example 2. Code used for reading the values recorded in a branch table. The value specified by an OFFSET value is read.

| OFFSET | MEM | 0.00 H | ; Storing area for the offset address. |
| :---: | :---: | :---: | :---: |
|  | ; BANKO |  |  |
|  | MOV | RPH,\#0 | ; Sets the register pointer to row |
|  | MOV | RPL,\#7 SHL 1 | ; address 7. |
| ROMREF: |  |  |  |
|  | ; BANKO |  | ; Stores the start address of the constant data ; table in the address register (AR). |
|  | MOV | AR3, \#.DL.TAB | E SHR 12 AND 0FH |
|  | MOV | AR2, \#.DL.TAB | E SHR 8 AND OFH |
|  | MOV | AR1, \#.DL.TAB | E SHR 4 AND OFH |
|  | MOV | AR0, \#.DL.TAB | E AND OFH |
|  | ADD | ARO, OFFSET | ; Adds the offset address. |
|  | ADDC | AR1, \#0 |  |
|  | MOVT | DBF, @AR | ; Executes the table reference instruction. |
|  | PUT | AR, DBF |  |
|  | BR | @AR |  |

TABLE:

| DW | 0001 H |
| :--- | :--- |
| DW | 0002 H |
| DW | 0004 H |
| DW | 0008 H |
| DW | 0010 H |
| DW | 0020 H |
| DW | 0040 H |
| DW | 0080 H |
| DW | 0100 H |
| DW | 0200 H |
|  |  |
| END |  |

[MEMO]

## CHAPTER 5 DATA MEMORY (RAM)

Data memory stores data such as operation and control data. Data can be read from or written to data memory with an instruction during normal operation.

### 5.1 DATA MEMORY CONFIGURATION

Figure 5-1 shows the configuration of data memory.
Data memory is controlled by the concept called banks. The $\mu$ PD17120 subseries has BANK0 only.
An address is allocated to the data memory for each bank.
An address consists of four bits of memory called "a nibble".
The address of data memory consists of 7 bits. The three high-order bits are called "the row address", and the four low-order bits are called "the column address". For example, when the address of data memory is 1 AH (0011010B), the row address is 1 H (001B), and the column address is AH (1010B).

In the case of the $\mu$ PD17120 and 17121, addresses 40 H to 6 EH should not be used because they are non-mounted areas.

Sections 5.1.1 to 5.1.6 describe functions of data memory other than its use as address space.

Figure 5-1. Configuration of Data Memory

|  | BANKO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Example: <br> - Address 1AH of BANKO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |  | 8 | 9 | A | B | C | D | E | F |  |
| 0 |  |  |  |  |  |  |  |  |  |  |  |  |  | DBF3 | DBF2 | DBF1 | DBFO |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { POE } \\ (2 \text { bits }) \end{array}$ |  |
| 7 | $\begin{array}{\|l\|} \hline \text { POA } \\ 4 \text { bits } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { POB } \\ 4 \text { bits } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { POC } \\ 4 \text { bits } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { POD } \\ 4 \text { bits } \\ \hline \end{array}$ |  |  |  |  |  |  | Syst | regi |  |  |  |  |  |  |

Remark The shaded parts represent the non-mounted area in the case of the $\mu$ PD17120 and 17121.

### 5.1.1 System Register (SYSREG)

The system register (SYSREG) consists of the 12 nibbles allocated at addresses 74 H to 7 FH in data memory. The system register (SYSREG) is allocated independently of the banks. This means that each bank has the same system register at addresses 74 H to 7 FH .

Figure 5-2 shows the configuration of the system register.

Figure 5-2. System Register Configuration

| System Register (SYSREG) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 74H | 75H | 76H | 77H | 78H | 79H | 7AH | 7BH | 7CH | 7DH 7EH | 7FH |
| Name (Symbol) | Address register (AR) |  |  |  | Window <br> register <br> (WR) | Bank <br> register <br> (BANK) | Data memory row address pointer (MP) |  |  | General register pointer (RP) | Program status word (PSWORD) |

### 5.1.2 Data Buffer (DBF)

The data buffer consists of four nibbles allocated at addresses OCH to OFH in BANKO of data memory. Figure $5-3$ shows the configuration of the data buffer.

Figure 5-3. Data Buffer Configuration

| Data Buffer (DBF) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Address | OCH | ODH | OEH | OFH |
| Symbol | DBF3 | DBF2 | DBF1 | DBF0 |

### 5.1.3 General Register (GR)

The general register consists of 16 nibbles specified by an arbitrary row address in a bank in data memory.
This arbitrary row address in a bank is pointed to by the register pointer (RP) in the system register (SYSREG).
In the case of the $\mu$ PD17120 and 17121, addresses 40 H to 6EH are non-mounted areas. These areas should not be specified as a general register.

Figure 5-4 shows the configuration of the general register (GR).

Figure 5-4. General Register (GR) Configuration


### 5.1.4 Port Registers

A port register consists of five nibbles allocated at addresses 6FH to 73H in Bank0 of the data memory. As shown in Figure 5-5, the two high-order bits of address 6FH are always set to 0 .

Figure $5-5$ shows the configuration of the port registers.

Figure 5-5. Port Register Configuration


### 5.1.5 General Data Memory

General data memory is all the data memory not used by the port and system registers (SYSREG). In other words, general data memory consists of 64 nibbles ( $\mu$ PD17120 and 17121) or 111 nibbles ( $\mu$ PD17132, 17133, 17P132, and 17P133).

### 5.1.6 Uninstalled Data Memory

There is no hardware installed at addresses 40 H to 6 EH of the $\mu \mathrm{PD} 17120$ and 17121 . Any attempt to read this area will yield unpredictable results. Writing data to this area is invalid and should therefore not be attempted.
[MEMO]

## CHAPTER 6 STACK

The stack is a register used to save information such as the program return address and the contents of the system register during execution of subroutine calls, interrupts and similar operations.

### 6.1 STACK CONFIGURATION

Figure 6-1 shows the stack configuration.
The stack consists of the following parts: one 3-bit binary counter stack pointer, five 10-bit address stack registers, and one 5-bit interrupt stack registers.

Figure 6-1. Stack Configuration

6.2 FUNCTIONS OF THE STACK

The stack is used to save the return address during execution of subroutine calls and table reference instructions. When an interrupt occurs, the program return address and the program status word (PSWORD) are automatically saved in the stack.

Remark All the 5 bits of PSWORD are automatically cleared to zero after being saved in the interrupt stack register.

### 6.3 ADDRESS STACK REGISTER

As shown in Figure 6-1, the address stack register consists of five consecutive 10-bit registers.
A value equal to the program counter (PC)+1 (return address) is stored during execution of subroutine calls (CALL addr, CALL @AR), the first cycle of a table reference (MOVT DBF, @AR), and upon receipt of an interrupt in the address stack register. The contents of the address register (AR) is also stored when a stack push (PUSH AR) is executed. The address register holding data is pointed to by the address in the stack pointer at execution time less one (address in stack pointer (SP) - 1).

When a subroutine return (RET, RETSK), an interrupt return (RETI), or the second cycle of a table reference (MOVT DBF, @AR) is executed, the contents of the address pointed to by the stack pointer is restored to the program counter and the stack pointer is incremented. When a stack pop (POP AR) is executed, the value in the address stack register pointed to by the stack pointer is transferred to the address to the address register and the stack pointer is incremented.

If more than five subroutine calls or interrupts are executed, an internal reset signal is generated, and the address stack register initializes hardware for start at address $\mathbf{0 0 0 0 H}$ (to prevent a software crash).

### 6.4 INTERRUPT STACK REGISTER

As shown in Figure 6-1, the interrupt stack register consists of one 5-bit register.
When an interrupt is received five bits in the system register (SYSREG) (mentioned later) that is, each flag (BCD, CMP, CY, Z, IXE) of the program status word (PSWORD), are saved. When the interrupt return (RETI) is executed, the program status word is restored from the interrupt stack register.

In the interrupt stack register, every time an interrupt is received, necessary data is saved.
When more than three interrupts are received, the data from the first interrupt is lost.

Remark All the 5 bits of PSWORD are automatically cleared to zero after being saved in the interrupt stack register.

### 6.5 STACK POINTER (SP) AND INTERRUPT STACK REGISTER

As shown in Figure 6-1, the stack pointer (SP) is a 3-bit binary counter used to point to addresses in the five address stack registers. The stack pointer is located at address 01H in the register file. At reset, the stack pointer is set to 5 .

As shown in Table 6-1, the stack pointer is decremented when subroutine calls (CALL addr, CALL @AR), the first cycle of a table reference (MOVT DBF, @AR), stack push (PUSH AR), and an interrupt are accepted. The stack pointer is incremented at the following times: subroutine returns (RET, RETSK), the second instruction cycle of a table reference (MOVT DBF, @AR), stack pop (POP AR), and an interrupt return (RETI). The interrupt stack counter as well as the stack pointer is decremented when an interrupt is accepted. The interrupt stack counter is incremented by an interrupt return (RETI) only.

Table 6-1. Operation of the Stack Pointer

| Instruction | Stack Pointer Value | Counter of Interrupt Stack Register |
| :--- | :---: | :---: |
| CALL addr <br> CALL @AR <br> MOVT DBF, @AR <br> (1st instruction cycle) <br> PUSH AR |  |  |
| Interrupt receipt | -1 | Not changed |
| RET | -1 |  |
| RETSK <br> MOVT DBF, @AR <br> (2nd instruction cycle) <br> POP AR | +1 | Not changed |
| RETI |  |  |

As mentioned above, the stack pointer is a 3-bit counter and therefore can conceivably store any of the eight values from 0 H to 7 H . Since there are only five address stack registers, however, a stack pointer value that is greater than five will cause an internal reset signal to be generated (to prevent a software crash).

Since the stack pointer is located in the register file, it can be read and written to directly by using the PEEK and POKE instructions to manipulate the register file. When this is done, the stack pointer value will change but the values in the address stack register will not be affected.

### 6.6 STACK OPERATION DURING SUBROUTINES, TABLE REFERENCES, AND INTERRUPTS

Stack operation during execution of each command is explained in 6.6.1 to 6.6.3.

### 6.6.1 Stack Operation during Subroutine Calls (CALL) and Returns (RET, RETSK)

Table 6-2 shows operation of the stack pointer (SP), address stack register, and the program counter (PC) during execution of subroutine calls and returns.

Table 6-2. Operation of the Stack Pointer during Execution

| Instruction | Operation |
| :---: | :---: |
| CALL addr | $<1>$ Stack pointer (SP) is decremented. <br> $<2>$ Program counter (PC) is saved in the address stack register pointed to by the stack pointer (SP). <br> $<3>$ Value specified by the instruction operand (addr) is transferred to the program counter. |
| RET <br> RETSK | $<1>$ Value in the address stack register pointed to by the stack pointer (SP) is restored to the program counter (PC). <br> <2> Stack pointer (SP) is incremented. |

When the RETSK instruction is executed, the first command after data restoration becomes a no operation instruction (NOP).

### 6.6.2 Stack Operation during Table Reference (MOVT DBF, @AR)

Table 6-3 shows stack operation during table reference.

Table 6-3. Stack Operation during Table Reference

| Instruction | Instruction Cycle | Operation |
| :---: | :---: | :---: |
| MOVT DBF, @AR | First | <1> Stack pointer (SP) is decremented. <br> <2> Program counter ( PC ) is saved in the address stack register pointed to by the stack pointer (SP). <br> $<3>$ Value in the address register (AR) is transferred to the program counter (PC). |
|  | Second | $<1>$ Contents of the program memory (ROM) pointed to by the program counter (PC) is transferred to the data buffer (DBF). <br> <2> Value in the address stack register pointed to by the stack pointer $(S P)$ is restored to the program counter (PC). <br> $<3>$ Stack pointer (SP) is incremented. |

Remark As an exception, execution of MOVT DBF and @AR instructions require two instruction cycle.

### 6.6.3 Executing RETI Instruction

Table 6-4 shows stack operation during interrupt receipt and RETI instruction execution.

Table 6-4. Stack Operation during Interrupt Receipt and Return

| Instruction | Operation |
| :---: | :---: |
| Receipt of interrupt | $<1>$ Stack pointer (SP) is decremented. <br> $<2>$ Value in the program counter (PC) is saved in the address stack register pointed to by the stack pointer (SP). <br> <3> Values in the PSWORD flags (BCD, CMP, CY, Z, IXE) are saved in the interrupt stack. <br> <4> Vector address is transferred to the program counter (PC) |
| RETI | <1> Values in the interrupt stack register are restored to the PSWORD (BCD, CMP, CY Z, IXE). <br> $<2>$ Values in the address stack register pointed to by the stack pointer (SP) is restored to the program counter (PC). <br> $<3>$ Stack pointer (SP) is incremented. |

### 6.7 STACK NESTING LEVELS AND THE PUSH AND POP INSTRUCTIONS

During execution of operations such as subroutine calls and returns, the stack pointer (SP) simply functions as a 3-bit counter which is incremented and decremented. When the value in the stack pointer is 0 H and a CALL or MOVT instruction is executed or an interrupt is received, the stack pointer is decremented to 7 H . The $\mu$ PD17120 subseries treats this condition as a fault and generates an internal reset signal.

In order to avoid this condition, when the address stack register is being used frequently, the PUSH and POP instructions are used as necessary to save/return the address stack register.

Table 6-5 shows stack operation during the PUSH and POP instructions.

Table 6-5. Stack Operation during the PUSH and POP Instructions

| Instruction | Operation |
| :--- | :--- |
| PUSH | $<1>$ Stack pointer (SP) is decremented. <br> $<2>$ Value in the address register (AR) is transferred to the address stack register pointed <br> to by the stack pointer (SP). |
| POP | $<1>$ Value in the address stack register pointed to by the stack pointer (SP) is transferred <br> to the address register (AR). <br> $<2>$ Stack pointer (SP) is incremented. |

[MEMO]

## CHAPTER 7 SYSTEM REGISTER (SYSREG)

The system register (SYSREG), located in data memory, is used for direct control of the CPU.

### 7.1 SYSTEM REGISTER CONFIGURATION

Figure 7-1 shows the allocation address of the system register in data memory. As shown in Figure 7-1, the system register is allocated in addresses 74 H to 7 FH of data memory.

Because the system register is allocated in data memory, it can be manipulated using any of the instructions available for manipulating data memory. Therefore, it is also possible to put the system register in the general register.

Figure 7-1. Allocation of System Register in Data Memory


Figure 7-2 shows the configuration of the system register. As shown in Figure 7-2, the system register consists of the following seven registers.

- Address register
- Window register
- Bank register
- Index register
- Data memory row address pointer
- General register pointer
- Program status word
(AR)
(WR)
(BANK)
(IX)
(MP)
(RP)
(PSWORD)

Figure 7-2. System Register Configuration

| Address | 74H |  |  | 75H |  |  |  | 76H |  |  | 77H |  |  | 78H |  |  | 79H |  |  | 7AH |  |  | 7BH |  |  | 7CH |  |  | 7DH |  |  | 7EH |  |  | 7FH |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Address register (AR) |  |  |  |  |  |  |  |  |  |  |  |  | Window register (WR) |  |  | register (BANK) |  |  | ndex register (IX) <br> Data memory row address |  |  |  |  |  |  |  |  | General register pointer (RP) |  |  |  |  | Program <br> status <br> word <br> (PSWORD) |  |  |  |
| Symbol | AR3 |  |  | AR2 |  |  |  | AR1 |  |  | ARO |  |  | WR |  |  | BANK |  |  | IXHMPH |  |  | $\begin{aligned} & \text { IXM } \\ & \hline \mathrm{MPL} \end{aligned}$ |  |  | IXL |  |  | RPH |  |  | RPL |  |  | PSW |  |  |
| Bit | $\mathrm{b}_{3} \mathrm{~b}_{2}$ | $b^{2}$ |  |  | $\mathrm{B}_{3} \mathrm{~b}_{2}$ |  | bob b | $b_{3} b_{2}$ | $b_{2} b_{1}$ | $b_{0}$ |  | $\mathrm{b}_{2} \mathrm{~b}^{2}$ | $b_{1}$ b |  | $\mathrm{b}_{3} \mathrm{~b}_{2} \mathrm{~b}_{1} \mid$ | $b_{0}$ b | $\mathrm{b}_{3} \mathrm{~b}_{2}$ | $\mathrm{b}_{2} \mathrm{~b}_{1}$ b | bo b | $\mathrm{b}_{3} \mathrm{~b}_{2}$ | $b_{2} b_{1}$ | $b_{1}$ bo | ${ }^{\text {b }}$ b | $b_{2} b_{1} \mid$ | bo | $\mathrm{b}_{3} \mathrm{~b}_{2}$ | $\mathrm{b}_{2} \mathrm{~b}$ | $b_{1} b_{0}$ | $\mathrm{b}_{3}$ | $b_{2} b^{2}$ | bil bo | $\mathrm{b}_{3} \mathrm{~b}_{2}$ | $\mathrm{b}_{2} \mathrm{~b}_{1}$ | bo | $b_{3} b_{2}$ | $\mathrm{b}_{2} \mathrm{~b}_{1}$ |  |
| Data Note | 0 - |  |  | 0 | 0 |  | $\underbrace{}_{\text {(AR) }}$ | R) |  |  |  |  |  |  |  |  |  |  |  |  |  |  | \| 0 | (IX) | $\xrightarrow{\sim}$ |  |  | - | 0 |  | 00 | ) |  | B ${ }_{\text {B }}^{\text {C }}$ | $\mathrm{M}_{\mathrm{P}} \mathrm{Y}$ | Y Z | I |
| Initial value when reset | 00 | 0 | 0 | 0 |  |  |  | 00 |  |  | 0 |  |  |  | Not define |  |  |  |  |  |  | 0 |  |  | 0 | 00 |  | 0 | 0 | 0 | 00 |  |  | 0 | 00 | 0 | 00 |

Note Zeros in the columns indicates "0 fixed".

### 7.2 ADDRESS REGISTER (AR)

### 7.2.1 Address Register Configuration

Figure 7-3 shows the configuration of the address register.
As shown in Figure 7-3, the address register consists of the sixteen bits in address 74 H to 77 H (AR3 to AR0) of the system register. However, because the six high-order bits are always set to 0 , the address register is actually 10 bits. When the system is reset, all sixteen bits of the address register are reset to 0 .

Figure 7-3. Address Register Configuration

| Address | 74H |  |  |  | 75H |  |  |  | 76H |  |  |  | 77H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Address register (AR) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Symbol | AR3 |  |  |  | AR2 |  |  |  | AR1 |  |  |  | ARO |  |  |  |
| Bit | b3 | b2 | $\mathrm{b}_{1}$ | bo | b3 | b2 | $\mathrm{b}_{1}$ | bo | b3 | b2 | b1 | bo | b3 | b2 | b1 | bo |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Data | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |  |
| Initial value when reset | 0 |  |  |  | 0 |  |  |  | 0 |  |  |  | 0 |  |  |  |

### 7.2.2 Address Register Functions

The address register is used to specify an address in program memory when executing an indirect branch instruction (BR @AR), indirect subroutine call (CALL @AR) or table reference (MOVT DBF, @AR). The address register can also be put on and taken off the stack by using the stack manipulation instructions (PUSH AR, POP AR).

Items (1) to (4) explain address register operation during execution of each instruction.
The address register can be incremented by using the dedicated increment instruction (INC AR).

## (1) Table reference (MOVT DBF, @AR)

When the MOVT DBF, @AR instruction is executed, the data in program memory (16-bit data) located at the address specified by the value in the address register is read into the data buffer (addresses 0CH to 0FH of BANKO).

## (2) Stack manipulation instructions (PUSH AR, POP AR)

When the PUSH AR instruction is executed, the stack pointer (SP) is first decremented and then the address register is stored in the address stack pointed to by the stack pointer.
When the POP AR instruction is executed, the contents of the address stack pointed to by the stack pointer is transferred to the address register and then the stack pointer is incremented.
Also refer to CHAPTER 6.
(3) Indirect branch instruction (BR @AR)

When the BR @AR instruction is executed, the program branches to the address in program memory specified by the value in the address register.

## (4) Indirect subroutine call (CALL @AR)

When the CALL @AR instruction is executed, the subroutine located at the address in program memory specified by the value in the address register is called.

## (5) Address register used as peripheral register

The address register can be manipulated four bits at a time by using data memory manipulation instructions. The address register can also be used as a peripheral register for transferring 16-bit data to the data buffer. In other words, by using the PUT AR, DBF and GET DBF, AR instructions in addition to the data memory manipulation instructions, the address register can be used to transfer 16-bit data to the data buffer.
Note that the data buffer is allocated in addresses OCH to OFH of BANKO in data memory.

Figure 7-4. Address Register Used as a Peripheral Register


### 7.3 WINDOW REGISTER (WR)

### 7.3.1 Window Register Configuration

Figure 7-5 shows the configuration of the window register.
As shown in Figure 7-5, the window register (WR) consists of four bits allocated at address 78 H of the system register. The contents of the window register is undefined after a system reset. However, when $\overline{R E S E T}$ input is used to release the system from HALT or STOP mode, the previous state of the window register is maintained.

Figure 7-5. Window Register Configuration

| Address | 78 H |  |  |  |
| :---: | :--- | :--- | :--- | :--- |
| Name | Window register |  |  |  |
| Symbol | WR |  |  |  |
| Bit | b $_{3}$ | b $_{2}$ | bl $_{1}$ | bo |
| Data |  |  |  |  |
| Initial value when reset | Not defined |  |  |  |

### 7.3.2 Window Register Functions

The window register is used to transfer data to and from the register file (RF).
Data is transferred to and from the register file using the instructions PEEK WR, rf and POKE rf, WR. For details, refer to 9.2.3 Register File Manipulation Instructions.

### 7.4 BANK REGISTER (BANK)

Figure 7-6 shows the configuration of the bank register.
The bank register consists of four bits at address 79H (BANK) of the system register.
Bank register is a register for switching the banks of RAM. However, since the $\mu$ PD17120 subseries has only one bank, every bank register bit is fixed to 0 .

Figure 7-6. Bank Register Configuration

| Address | 79H |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Name | Bank register |  |  |  |
| Symbol | BANK |  |  |  |
| Bit | b3 | b2 | $\mathrm{b}_{1}$ | bo |
| Data |  |  |  | 0 |
| Initial value when reset | 0 |  |  |  |

### 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (Memory Pointer: MP)

### 7.5.1 Index Register (IX)

IX is used for address modification to data memory. It differs from MP in that its modification object is an address that is specified as the bank or operand $m$.

As shown in Figure 7-7, IX is mapped to a total of 12 bits of system registers: 7AH (IXH), 7BH (IXM), and 7CH (IXL). The index register enable flag (IXE) which enables address modification by IX is allocated to the lowest bit of the PSW.

When IXE $=1$, an address in data memory specified with operand $m$ is not $m$ but the address indicated by the OR of $m, I X M$ and IXL. The bank specified at this time is that indicated by the OR of BANK and IXH.

Remark The IXH of the $\mu$ PD17120 subseries is "fixed to 0 " and therefore the bank is modified even when IXE=1 (thus preventing the bank from becoming other than 0 ).

### 7.5.2 Data Memory Row Address Pointer (Memory Pointer: MP)

MP is used for address modification to data memory. It differs from IX in that its modification object is the row address of the address that is indirectly specified with the bank and operand @r.

As shown in Figure 7-7, MPH and IXH, and MPL and IXM, are respectively mapped to the same addresses (system registers 7 AH and 7 BH ). It is MPH's lower 3 bits and MPL's full 7 bits that are actually functioning as the MP. To MPH's most significant bit is allocated the memory pointer enable flag (MPE) which enables address modification by the MP.

When MPE=1, the bank and row address of the data memory indirectly specified with operand @r is not BANK and mr but the address specified by the MP. (The column address is specified with the contents of $r$ regardless of the MPE.) At this time, MPH's lower 3 bits and MPL's most significant 4 bits point to BANK; and MPL's lower 3 bits point to the row address.

Remark The MPH's lower 3 bits and MPL's most significant bit in the $\mu$ PD17120 subseries are "fixed to 0 " and therefore the bank is cleared to 0 even when $\mathrm{MPE}=1$ (thus preventing the bank from becoming other than 0 ).

Figure 7-7. Index Register and Memory Pointer Configuration

| Address | 7AH |  |  |  | 7BH |  |  |  | 7 CH |  |  |  | 3 7FH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Index register (IX) |  |  |  |  |  |  |  |  |  |  |  | $\left\{\begin{array}{l}\text { Program status } \\ \text { word } \\ \text { (PSWORD)'S } \\ \text { lower } 4 \text { bits }\end{array}\right.$ |  |  |  |
| Symbol name |  | IX $\cdots$ MP | H |  |  | IX | M |  |  | IXL |  |  | $\}$ | PSW |  |  |
| Bit | b3 | b2 | $\mathrm{b}_{1}$ | bo | b3 | b2 | $\mathrm{b}_{1}$ | bo | b3 | b2 | $\mathrm{b}_{1}$ | $\mathrm{b}_{1}$ | \} $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo |
| Flag name | $\begin{aligned} & \mathrm{M} \\ & \mathrm{P} \\ & \mathrm{E} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | I X E |
| Data |  | $0$ | 0 | 0 | $\left\lvert\, \begin{aligned} & \text { (IVIP) } \\ & 0 \end{aligned}\right.$ |  |  |  |  |  |  | $\checkmark$ | 是 $\}\left\{\begin{array}{l}\text { ? }\end{array}\right.$ |  |  |  |
| Reset-time value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \} 0 | 0 | 0 | 0 |

Figure 7-8. Data Memory Address Modification by Index Register and Memory Pointer


| BANK | Bank register | MP | Memory pointer |
| :---: | :---: | :---: | :---: |
| IX | Index register | MPE | Memory pointer enable flag |
| IXE | Index enable flag | MPH | Memory pointer's upper 3 bits |
| IXH | Index register's bits 10-8 | MPL | Memory pointer's lower 4 bits |
| IXM | Index register's bits 7-4 | r | General register column address |
| IXL | Index register's bits 3-0 | RP | General register pointer |
| m | Data memory address indicated by mr, mc | (x) | Contents addressed with $\times$ |
| $\mathrm{mR}^{\text {r }}$ | Data memory row address |  | $x$ : Direct address such as r |
| mc | Data memory column address |  |  |

Table 7-1. Address-modified Instruction Statements

|  | ADD <br> ADDC <br> SUB <br> SUBC | r, m |
| :---: | :---: | :---: |
|  |  | m, \#n4 |
|  | AND <br> OR <br> XOR | r, m |
|  |  | m, \#n4 |
|  | $\begin{aligned} & \text { SKT } \\ & \text { SKF } \end{aligned}$ | m, \#n |
|  | SKE <br> SKGE <br> SKLT <br> SKNE | m, \#n4 |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{N}{\omega} \\ & \stackrel{\Gamma}{\pi} \\ & \stackrel{\pi}{4} \end{aligned}$ | LD | r, m |
|  | ST | m, r |
|  | MOV | m, \#n4 |
|  |  | @r, m <br> m, @r |

### 7.5.3 MPE=0 and IXE=0 (No Data Memory Modification)

As shown in Figure 7-8, data memory addresses are not affected by the index register and the data memory row address pointer.
(1) Data memory manipulation instructions

## Example 1. General register is in row address 0

| R003 | MEM | 0.03 H |
| :--- | :--- | :--- |
| M061 | MEM | 0.61 H |
|  | ADD | R003, M061 |

As shown in Figure 7-9, when the above instructions are executed, the data in general register address R003 and data memory address M061 are added together and the result is stored in general address R003.
(2) Indirect transfer of data in the general register (horizontal indirect transfer)

## Example 2. General register is in row address 0

| R005 | MEM | 0.05 H |  |
| :--- | :--- | :--- | :--- |
| M034 | MEM | 0.34 H |  |
|  | MOV | R005, \#8 | ; R005 $\leftarrow 8$ |
|  | MOV | $@ R 005$, M034 | $;$ Indirect transfer of data in the register |

As shown in Figure 7-9, when the above instructions are executed, the data stored in data memory address M034 is transferred to data memory location 38 H .
In other words, the MOV @r, m instruction causes the contents in the data memory address specified by $m$ to be transferred to the data memory location specified by @r (which by definition has the same row address as m).
The indirect data transfer address has the same row address as $m$ (example above uses row address 3) and the column address is the value contained in the general register address specified by $r$ (example above uses column address 8 ). Therefore the address in the above example is 38 H .

## Example 3. General register is in row address 0

| R00B | MEM | 0.0BH |  |
| :--- | :--- | :--- | :--- |
| M034 | MEM | 0.34 H |  |
|  | MOV | R00B, \#0EH | $;$ R00B $\leftarrow 0 E H$ |
|  | MOV | M034, @R00B | $;$ Indirect transfer of data in the register |

As shown in Figure 7-9, when the above instructions are executed, the contents of data memory stored at address 3EH is transferred to data memory location M034.
In other words, the MOV m, @r instruction causes the contents of the data memory location specified by @r (which by definition has the same row address as m) to be transferred to the data memory location specified by $m$.
The indirect data transfer address has the same row address as $m$ (example above uses row address is 3 ) and the column address is the value contained in the general register address specified by r (example above uses column address 0EH). Therefore the address in the above example is 3 EH .
The data transfer memory address source and destination in this example are the opposite of those shown in Example 2 (source and destination are switched).

Figure 7-9. Example of Operation When MPE=0 and IXE=0


Addresses in Example 1
ADD R003, M061

|  | Bank | Row <br> Address | Column <br> Address |
| :--- | :---: | :---: | :---: |
| Data memory address M | 0000 | 110 | 0001 |
| General register address R | 0000 | 000 | 0011 |

Addresses in Example 2
MOV @R005, M034

|  | Bank | Row <br> Address | Column <br> Address |
| :--- | :---: | :---: | :---: |
| Data memory address M | 0000 | 011 | 0100 |
| General register address R | 0000 | 000 | 0101 |
| Indirect transfer address @R | 0000 | 011 | 1000Same <br> as M <br> Contents <br> of R |

### 7.5.4 MPE=1 and IXE=0 (Diagonal Indirect Data Transfer)

As shown in Figure 7-8, the indirect data transfer bank and row address specified by @r become the data memory row address pointer value only when general register indirect data transfer instructions (MOV @r, mand MOV m, @r) are used.

## Example 1. When the general register is in row address 0

| R005 | MEM | 0.05 H |  |
| :--- | :--- | :--- | :--- |
| M034 | MEM | 0.34 H |  |
|  | MOV | MPL, \#0110B | $;$ MP $\leftarrow 6$ |
|  | MOV | R005, \#8 | $;$ R005 $\leftarrow 8$ |
|  | MOV | MPH, \#1000B | $;$ MPE $\leftarrow 1$ |
|  | MOV | @R005, M034 | $;$ Indirect transfer of data in the register |

As shown in Figure 7-10, when the above instructions are executed, the contents of data memory address M034 is transferred to data memory location 68 H .
When the MOV @r, m instruction is executed when MPE=1, the contents of the data memory address specified by $m$ is transferred to the column address pointed to by the row address @r being pointed to by the memory pointer.
In this case, the indirect address specified by @r becomes the value used for the bank and row address data memory pointer (above example uses row address 6). The column address is the value in the general register address specified by $r$ (above example uses column address 8).

Therefore the address in the above example is 68 H .
This example is different from Example 2 in $\mathbf{7 . 5} \mathbf{3}$ when MPE=0 for the following reasons: In this example, the data memory row address pointer is used to point to the indirect address bank and row address specified by @r. (In Example 2 in $\mathbf{7 . 5 . 3}$ the indirect address bank and row address are the same as m.)
By setting MPE=1, diagonal indirect data transfer can be performed using the general register.

## Example 2. General register is in row address 0

| R00B | MEM | 0.0BH |  |
| :--- | :--- | :--- | :--- |
| M034 | MEM | $0.34 H$ |  |
|  | MOV | MPL, \#0110B | $;$ MP $\leftarrow 6$ |
|  | MOV | MPH, \#1000B | $;$ MPE $\leftarrow 1$ |
|  | MOV | R00B, \#0EH | $;$ R00B $\leftarrow 0 E H$ |
|  | MOV | M034, @R00B | $;$ Indirect transfer of data in the register |

As shown in Figure 7-10, when the above instructions are executed, the data stored in address 6EH is transferred to data memory location M034.

Figure 7-10. Example of Operation When MPE=1 and IXE=0


## Addresses in Example 1

MOV @R005, M034

|  | Bank | Row <br> Address | Column <br> Address |
| :--- | :---: | :---: | :---: |
| Data memory address M | 0000 | 011 | 0100 |
| General register address R | 0000 | 000 | 0101 |
| Indirect transfer address @R | 0000 | 110 | 1000 |
| Contents of MP |  |  |  |
| Contents <br> of R |  |  |  |

Addresses in Example 2
MOV, M034 @R00B

|  | Bank | Row <br> Address | Column <br> Address |
| :--- | :---: | :---: | :---: |
| Data memory address M | 0000 | 011 | 0100 |
| General register address R | 0000 | 000 | 1011 |
| Indirect transfer address @R | 0000 | 110 | 1110 |

### 7.5.5 MPE=0 and IXE=1 (Index Modification)

As shown in Figure 7-8, when a data memory manipulation instruction is executed, any bank or address in data memory specified by $m$ can be modified using the index register.

When indirect data transfer using the general register (MOV @r, m or MOV m, @r) is executed, the indirect transfer bank and address specified by @r can be modified using the index register.

Address modification is done by performing an OR operation on the data memory address and the index register. The data memory manipulation instruction being executed manipulates data in the memory location pointed to by the result of the operation (called the real address).

Examples are shown below.

## Example 1. When the general register is in row address 0

| R003 | MEM | 0.03 H |  |
| :--- | :--- | :--- | :--- |
| M061 | MEM | 0.61 H |  |
|  | MOV | IXL, \#0010B | $;$ X $\leftarrow 00000010010 \mathrm{~B}$ |
|  | MOV | IXM, \#0001B | $;$ |
|  | MOV | IXH, \#0000B | $;$ MPE $\leftarrow 0$ |
|  | OR | PSW, \#.DF.IXE AND 0FH | $; I X E \leftarrow 1$ |
|  | ADD | R003, M061 |  |

As shown in Figure 7-11, when the instructions of Example 1 are executed, the value in data memory address 73 H (real address) and the value in general register address R003 (address location $\mathbf{0 3 H}$ ) are added together and the result is stored in general register address R003. When the ADD r, m instruction is executed, the data memory address specified by m (address 61 H in above example) is index modified.
Modification is done by performing an OR operation on data memory location M061 (address 61 H , binary 00001100001 B ) and the index register ( 00000010010 B in the above example). The result of the operation (00001110011B) is used as a real address (address location 73 H ) by the instruction being executed.
As compared to when IXE=0 (Examples in 7.5.3), in this example the data memory address being directly specified by $m$ is modified by performing an OR operation on $m$ and the index register.

Figure 7-11. Example of Operation When $\mathrm{MPE}=0$ and $\mathrm{IXE}=1$


## Addresses in Example 1

ADD R003, M061


Instruction is executed using this address.

## Example 2. Indirect data transfer using the general register

Assume that the general register is row address 0 .

| R005 | MEM | 0.05 H |  |
| :--- | :--- | :--- | :--- |
| M034 | MEM | 0.34 H |  |
|  | MOV | IXL, \#0001B | IX $\leftarrow 00000000001 \mathrm{~B}$ |
|  | MOV | IXM, \#0000B | $;$ |
|  | MOV | IXH, \#0000B | $;$ MPE $\leftarrow 0$ |
|  | OR | PSW, \#.DF.IXE AND 0FH | $;$ IXE $\leftarrow 1$ |
|  | MOV | R005, \#8 | $;$ R005 $\leftarrow 8$ |
|  | MOV | @R005, M034 | $;$ Indirect data transfer using the |

As shown in Figure 7-12, when the above instructions are executed, the contents of data memory address 35 H is transferred to data memory location 38 H .
When the MOV @r, m instruction is executed when IXE=1, the data memory address specified by $m$ (direct address) is modified using the contents of the index register. The bank and row address of the indirect address specified by @r are also modified using the index register.
The bank, row address, and column address specified by m (direct address) are all modified, and the bank and row address specified by @r (indirect address) are modified. Therefore, in the above example the direct address is 35 H and the indirect address is 38 H . This example is different from Example $\mathbf{3}$ in $\mathbf{7 . 5 . 3}$ when IXE=0 for the following reasons: In this example, the bank, row address and column address of the direct address specified by $m$ are modified using the index register. The general register is transferred to the address specified by the column address of the modified data memory address and the same row address. (In
Example 3 in 7.5.3 the direct address is not modified.)

Figure 7-12. Example of Operation When $\mathrm{MPE}=0$ and $\mathrm{IXE}=1$


Example 3. Clearing all data memory (setting to 0 )

| M000 | MEM | 0.00 H |  |
| :---: | :---: | :---: | :---: |
|  | MOV | IXL, \#0 | $\mathrm{IX} \leftarrow 0$ |
|  | MOV | IXM, \#0 |  |
|  | MOV | IXH, \#0 | MPE $\leftarrow 0$ |
| LOOP: |  |  |  |
|  | OR | PSW, \#.DF.IXE AND OFH | IXE $\leftarrow 1$ |
|  | MOV | M000, \#0 | Set data memory specified by IX to 0 |
|  | INC | IX | $I X \leftarrow I X+1$ |
|  | AND | PSW, \#1110B | IXE $\leftarrow 0$ : IXE is set to 0 so that address 7FH is not modified by IX. |
|  | SKE | IXM, \#0111B | Row address 7? |
|  | BR | LOOP | If not 7 then LOOP (row address is |
|  |  |  | not cleared) |

## Example 4. Processing an array

As shown in Figure 7-13, to perform the operation:
$A(N)=A(N)+4(0 \leq N \leq 15)$
on the element $A(N)$ of a one-dimensional array in which an element is 8 bits, the following instructions are executed:

| M000 | MEM 0.00H |  |
| :---: | :---: | :---: |
| M001 | MEM 0.01H |  |
| MOV | IXH, \#0 |  |
| MOV | IXM, \#N SHR 3 | Set the offset of the row address. |
| MOV | IXL, \#N SHL 1 AND 0FH | Set the offset of the column address. |
| OR | PSW, \#.DF.IXE AND OFH | IXE $\leftarrow 1$ |
| ADD | M000, \#4 |  |
| ADDC | M001, \#0 | $A(N) \leftarrow A(N)+4$ |

In the example above, because an element is 8 bits, the value resulting from left-shifting the N 's value by 1 bit is set for the index register.

Figure 7-13. Example of Operation When MPE=0 and IXE=1 (Array Processing)


### 7.6 GENERAL REGISTER POINTER (RP)

### 7.6.1 General Register Pointer Configuration

Figure 7-14 shows the configuration of the general register pointer.

Figure 7-14. General Register Pointer Configuration

| Address | 7DH |  |  |  | 7EH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | General register pointer (RP) |  |  |  |  |  |  |  |
| Symbol | RPH |  |  |  | RPL |  |  |  |
| Bit | b3 | b2 | $\mathrm{b}_{1}$ | bo | b3 | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| Flag |  |  |  |  |  |  |  | B |
| Data | $0$ |  |  | $\begin{gathered} 0 \\ (R P) \end{gathered}$ |  |  | $\rightarrow$ |  |
| Initial value when reset | 0 |  |  |  | 0 |  |  |  |

As shows in Figure 7-14, the general register pointer consists of seven bits; four bits in system register address 7DH (RPH) and the three high-order bits of system register address 7EH (RPL). However, because the four bits of address 7DH are always set to 0 , the register effectively consists of the three high-order bits of address 7EH.

All register bits are cleared to 0 at reset.

### 7.6.2 Functions of the General Register Pointer

The general register pointer is used to specify the location of the general register in data memory. For a more detailed explanation, refer to CHAPTER 8 GENERAL REGISTER (GR).

The general register consists of sixteen nibbles in any single row of data memory. As shown in Figure 7-15, the general register pointer is used to indicate which row address is being used as the general register.

Since the general register pointer effectively consists of three bits, the data memory row addresses in which the general register can be placed are address locations 0 H to 7 H of BANK0. In other words, any row in data memory can be specified as the general register.

With the general register allocated in data memory, data can be transferred to and from, and arithmetic/logical operations can be performed on the general register and data memory.

Note that addresses 40 H to 6 EH are uninstalled memory locations and should therefore not be specified as locations for the general register.

For example, when instructions such as
ADD r,m and LD r,m
are executed, instruction operand $r$ can specify an address in the general register and $m$ specifies an address in data memory. In this way, operations like addition and data transfer can be performed on and between data memory and the general register.

Figure 7-15. General Register Configuration


Notes 1. These bits should not be specified in the case of the $\mu \mathrm{PD} 17120$ and 17121.
2. This bit is allocated to BCD flag.

### 7.7 PROGRAM STATUS WORD (PSWORD)

### 7.7.1 Program Status Word Configuration

Figure 7-16 shows the configuration of the program status word.

Figure 7-16. Program Status Word Configuration


As shown in Figure 7-16, the program status word consists of five bits; the least significant bit of system register address 7EH (RPL) and all four bits of system register address 7FH (PSW).

The program status word is divided into the following 1-bit flags: Binary coded decimal flag (BCD), compare flag (CMP), carry flag (CY), zero flag (Z), and the index enable flag (IXE).

All register bits are cleared to 0 at reset and at saved at interrupt stack register.

### 7.7.2 Functions of the Program Status Word

The flags of the program status word are used for setting conditions for arithmetic/logical operations and data transfer instructions and for reflecting the status of operation results. Figure 7-17 shows an outline of the functions of the program status word.

Figure 7-17. Outline of Functions of the Program Status Word

| Address | 7EH |  |  | 7FH |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  | $\mathrm{b}_{2} \mathrm{~b}_{1} \mathrm{~b}$ |  | b $_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ |  | bo |
| Symbol | RPL |  |  | PSW |  |  |  |  |
| Flag |  | B | B | C | C |  |  | X |


| Flag | Function of PSWORD |
| :--- | :--- |
| IXE | Used to specify that index modification be performed on the data <br> memory address used when a data memory manipulation instruction is <br> executed. <br> 0: Index modification disabled. <br> 1: Index modification enabled. |
| CY | Set when the result of an arithmetic operation is 0. <br> 0: Indicates that the result of the arithmetic operation is a value other <br> than 0. <br> 1: Indicates that the result of the arithmetic operation is 0. |
| CMPSet when there is a carry in the result of an addition operation or a <br> borrow in the result of a subtraction operation. <br> 0: Indicates there was no carry or borrow. <br> 1: Indicates there was a carry or borrow. |  |
| BCDUsed to specify that the result of an arithmetic operation not be stored <br> in data memory or the general register but just be reflected in the CY <br> and Z flags. <br> 0: Results of arithmetic operations are stored. <br> 1: Results of arithmetic operations are not stored. |  |
| Used to specify how arithmetic operations are performed. <br> 0: Arithmetic operations are performed in 4-bit binary. <br> 1: Arithmetic operations are performed in BCD. |  |

### 7.7.3 Index Enable Flag (IXE)

The IXE flag is used to enable to modify index of the data memory address, whether index modification is to be performed on the data memory address used.

For a more detailed explanation, refer to 7.5 INDEX REGISTER (IX) AND DATA MEMORY ROW ADDRESS POINTER (MEMORY POINTER: MP).

### 7.7.4 Zero Flag (Z) and Compare Flag (CMP)

The $Z$ flag indicates whether the result of an arithmetic operation is 0 . The CMP flag is used to specify that the result of an arithmetic operation not be stored in data memory or the general register.

Table 7-2 shows how the CMP flag affects the setting and resetting of the $Z$ flag.

Table 7-2. Zero Flag (Z) and Compare Flag (CMP)

| Condition | When CMP $=0$ | When CMP $=1$ |
| :--- | :--- | :--- |
| When the result of the arithmatical operation is 0 | $\mathrm{Z} \leftarrow 1$ | Z remains unchanged |
| When the result of the arithmetic operation is other than 0 | $\mathrm{Z} \leftarrow 0$ | $\mathrm{Z} \leftarrow 0$ |

The Z and CMP flags are used to compare the contents of the general register with those of the data memory. The Z flag does not change other than in arithmetic operations; the CMP flag does not change other than in bit decisions.

## Example of 12-bit data comparision

; Is the 12-bit data stored in M001, M002, and M003 equivalent to 456H?
CMP456:

| SET2 | CMP, Z |  |
| :--- | :--- | :--- |
| SUB | M001, \#4 | ; Data stored in M001, M002, and M003 are not |
| SUB | M002, \#5 | ; damaged |
| SUB | M003, \#6 | $;$ |
| CLR1 | CMP |  |
| SKT | Z | $;$ CMP is automatically cleared by the bit decision instruction |
| BR | DIFFER | $; \neq 456 \mathrm{H}$ |
| BR | AGREE | $;=456 \mathrm{H}$ |

### 7.7.5 Carry Flag (CY)

The CY flag shows whether there is a carry in the result of an addition operation or a borrow in the result of a subtraction operation.

The CY flag is set $(C Y=1)$ when there is a carry or borrow in the result and reset $(C Y=0)$ when there is no carry or borrow in the result.

When the RORC $r$ instruction (contents in the general register pointed to by $r$ is shifted right one bit) is executed, the following occurs: the value in the CY flag just before execution of the instruction is shifted to the most significant bit of the general register and the least significant bit is shifted to the CY flag.

The CY flag is also useful for when the user wants to skip the next instruction when there is a carry or borrow in the result of an operation.

The CY flag is only affected by arithmetic operations and rotations. Also, it is not affected by CMP flag.

### 7.7.6 Binary-Coded Decimal Flag (BCD)

The BCD flag is used to specify BCD operations.
When the $B C D$ flag is set $(B C D=1)$, all arithmetic operations will be performed in $B C D$. When the $B C D$ flag is reset $(B C D=0)$, arithmetic operations are performed in 4-bit binary.

The BCD flag does not affect logical operations, bit evaluation, comparison evaluations or rotations.

### 7.7.7 Caution on Use of Arithmetic Operations on the Program Status Word

When performing arithmetic operations (addition and subtraction) on the program status word (PSWORD), the following point should be kept in mind.

When an arithmetic operation is performed on the program status word and the result is stored in the program status word.

Below is an example.

## Example

| MOV | PSW, | \#0001B |
| :--- | :--- | :--- |
| ADD | PSW, | $\# 1111 B$ |

When the above instructions are executed, a carry is generated which should cause bit 2 (CY flag) of PSW to be set. However, the result of the operation (0000B) is stored in PSW, meaning that CY does not get set.

### 7.8 CAUTIONS ON USE OF THE SYSTEM REGISTER

### 7.8.1 Reserved Words for Use with the System Register

Because the system register is allocated in data memory, it can be used in any of the data memory manipulation instructions. As shown in Example 1 (using a 17K Series Assembler - AS17K), because a data memory address can not be directly specified in an instruction operand, it needs to be defined as a symbol beforehand.

The system register is data memory, but has specialized functions which make it different from general-purpose data memory. Because of this, the system register is used by defining it beforehand with symbols (used as reserved words) in the assembler (AS17K).

Reserved words for use with the system register are allocated in address locations 74 H to 7 FH . They are defined by the symbols (AR3, AR2, ... PSW) shown in Figure 7-2.

As shown in Example 2, if these reserved words are used, it is not necessary to define symbols.
For information concerning reserved words, refer to CHAPTER 19 ASSEMBLER RESERVED WORDS.

| Example 1. |  | MOV | 34H, \#0101B | Using a data memory address like 34 H or 76 H will |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MOV | 76H, \#1010B | cause an error in the assembler. |
|  | M037 | MEM | 0.37 H | Addresses in general data memory need to be |
|  |  | MOV | M037, \#0101B | defined as symbols using the MEM pseudo instruction. |
| 2. |  | MOV | AR1, \#1010B | By using the reserved word AR1 (address 76H), there is no need to define the address as a symbol. |
|  |  |  |  | Reserved word AR1 is defined in a device file with the pseudo instruction "AR1 MEM 0.76 H ". |

Assembler AS17K has the below flag symbol handling instructions defined as macros.

SETn: Set a flag to 1
CLRn: Rest a flag to 0
SKTn: $\quad$ Skip when all flags are 1
SKFn: $\quad$ Skip when all flags are 0
NOTn: Invert a flag
INITFLG: Initialize a flag

By using these macro instructions, data memory can be handled as flags as shown below in Example 3.
The functions of the program status word and the memory pointer enable flag are defined in bit units (flag units) and each bit has a reserved word MPE, BCD, CMP, CY, $Z$ and IXE defined for it.

If these flag reserved words are used, the incorporated macro instructions can be used as shown in Example 4.

Example 3. F0003 FLG 0.00.3 ; Flag symbol definition SET1 F0003 ; Incorporated macro

Example 4. SET1 BCD ; Incorporated macro

| OR Expanded macro $\quad$ MF.BCD SHR 4, \#.DF.BCD AND 0FH |  |
| :--- | :--- |
|  | $;$ Set the BCD flag |
|  | $;$ BCD is defined as "BCD FLG 0.7EH.0" |

CLR2 Z, CY ; Identical address flag

| Expanded macro |
| :--- |
| AND $\quad$ MF.Z SHR 4, \#.DF. (NOT (Z OR CY) AND OFH) |

CLR2 Z, BCD ; Different address flag

## Expanded macro

AND .MF.Z SHR 4, \#.DF. (NOT Z AND OFH)
AND .MF.BCD SHR 4, \#.DF. (NOT BCD AND OFH)

### 7.8.2 Handling of System Register Addresses Fixed at 0

In dealing with system register addresses fixed at 0 (refer to Figure 7-2), there are a few points for which caution should be taken with regard to device, emulator and assembler operation.

Items (1), (2) and (3) explain these points.

## (1) Concerning device operation

Trying to write data to an address fixed at 0 will not change the value (0) at that address. Any attempt to read an address fixed at 0 will result in the value 0 being read.
(2) When using a 17 K series in-circuit emulator (IE-17K or IE-17K-ET)

An error will be generated if a write instruction attempts to write the value 1 to an address fixed at 0 .
Below is an example of the type of instructions that will cause the in-circuit emulator to generate an error.
Example 1. MOV BAMK, $\# 0100 \mathrm{~B}$; Attempts to write the value 1 to bit 3 (an address fixed at 0 ).
2. MOV IXL, \#1111B ;

MOV IXM, \#1111B ;
MOV IXH, \#0001B ;
ADD IXL, \#1 ;
ADDC IXM, \#0 ;
ADDC IXH, \#O ;

However, when all valid bits are set to 1 as shown in Example 2, executing the instructions INC AR or INC IX will not cause an error to be generated by the in-circuit emulator. This is because when all valid bits of the address register and index register are set to 1 , executing the INC instruction causes all bits to be set to 0 .

The only time the in-circuit emulator will not generate an error when an attempt is made to write the value 1 to a bit fixed at 0 is when the address being written to is in the address register.

## (3) When using a 17 K series assembler (AS17K)

No error is output when an attempt is made to write the value 1 to a bit fixed at 0 . The instruction shown in Example 1
MOV BANK, \#0100B
will not cause an assembler error. However, when the instruction is executed in the in-circuit emulator, an error is generated.
The assembler (AS17K) does not generate errors because it does not check the correspondence between the symbol (including reserved words) and the data memory address which are the objects of the data memory operation instruction. However, in the following case, the assembler generates an error:
When a value of 1 or more is given to " $n$ " in the incorporation macro instruction "BANKn".
This is so because the assembler determine that no incorporation macro instructions other than BANKO can be used on the $\mu$ PD17120 subseries.

## CHAPTER 8 GENERAL REGISTER (GR)

The general register (GR) is allocated in data memory. It can therefore be used directly in performing arithmetic/ logical operations with and in transferring data to and from general data memory.

### 8.1 GENERAL REGISTER CONFIGURATION

Figure 8-1 shows the configuration of the general register.
As shown in Figure 8-1, sixteen nibbles in a single row address in data memory ( $16 \times 4$ bits) are used as the general register.

The general register pointer (RP) in the system register is used to indicate which row address is to be used as the general register. Because the RP effectively has three valid bits, the data memory row addresses in which the general register can be allocated are address locations 0 H to 7 H . However, note that addresses 40 H to 6 EH are uninstalled memory locations and should therefore not be specified as locations for the general register.

### 8.2 FUNCTIONS OF THE GENERAL REGISTER

The general register can be used in transferring data to and from data memory within an instruction. It can also be used in performing arithmetic/logical operations with data memory within an instruction. In effect, since the general register is data memory, this just means that operations such as arithmetic/logical operations and data transfer can be performed on and between locations in data memory. In addition, because the general register is allocated in data memory, it can be controlled in the same manner as other areas in data memory through the use of data memory manipulation instructions.

Figure 8-1. General Register Configuration


## CHAPTER 9 REGISTER FILE (RF)

The register file is a register used mainly for specifying conditions for peripheral hardware.

### 9.1 REGISTER FILE CONFIGURATION

### 9.1.1 Configuration of the Register File

Figure 9-1 shows the configuration of the register file.
As shown in Figure 9-1, the register file is a register consisting of 128 nibbles ( 128 words $\times 4$ bits).
In the same way as with data memory, the register file is divided into address in units of four bits. It has a total of 128 nibbles specified in row addresses from 0 H to 7 H and column address from OH to 0 FH .

Address locations 00 H to 3 FH define an area the control register.

Figure 9-1. Register File Configuration
Column address
$\begin{array}{llllllllllllllll}0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F\end{array}$


### 9.1.2 Relationship between the Register File and Data Memory

Figure 9-2 shows the relationship between the register file and data memory.
As shown in Figure 9-2, the register file overlaps with data memory in addresses 40H to 7FH.
This means that the same memory exists in register file addresses 40 H to 7FH and in data memory bank addresses 40 H to 7 FH .

Figure 9-2. Relationship Between the Register File and Data Memory


### 9.2 FUNCTIONS OF THE REGISTER FILE

### 9.2.1 Functions of the Register File

The register file is mainly used as a control register (a register called the control register is allocated in the register file) for specifying conditions for peripheral hardware.

This control register is allocated within the register file at address location 00H to 3FH.
The rest of the register file ( 40 H to 7 FH ) overlaps with data memory. As shown in 9.2.3, because of this overlap, this area of the register file is the same as normal memory with one exception: The register file manipulation instructions PEEK and POKE can be used with this area of memory but not with normal data memory.

### 9.2.2 Control Register Functions

The peripheral hardware whose conditions can be controlled by control registers is listed below.
For details concerning peripheral hardware and the control register, refer to the section for the peripheral hardware concerned.

- Stack
- Power-on/power-down reset
- Timer
- Serial interface
- INT pin
- Comparator
- General ports
- Interrupts


### 9.2.3 Register File Manipulation Instructions

Reading and writing data to and from the register file is done using the window register (WR: address 78 H ) located in the system register.

Reading and writing of data is performed using the following dedicated instructions:
PEEK WR, rf: Read the data in the address specified by rf and put it into WR.
POKE rf, WR: Write the data in WR into the address specified by rf.
Below is an example using the PEEK and POKE instructions.

| Example | M030 | MEM | 0.30 H | Address 30 H of the data memory is used as save area of WR. |
| :---: | :---: | :---: | :---: | :---: |
|  | M032 | MEM | 0.32 H | Address 32H of the data memory is used as operation area of WR. |
|  | RF11 | MEM | 0.91 H | Symbol definition |
|  | RF33 | MEM | $0 . \mathrm{B} 3 \mathrm{H}$ | Register file addresses 00H to 3FH must be defined with |
|  | RF70 | MEM | 0.70 H | symbols as BANKO address 80 H to BFH. |
|  | RF73 | MEM | 0.73 H | Refer to 9.4 NOTES ON USING THE REGISTER FILE for details. |
|  |  | BANKO |  |  |
|  | <1> | PEEK | WR, RF11 | ; |
|  |  | CLR1 | MPE | Shows the example of saving WR contents to the general data |
|  |  | CLR1 | IXE | memory (addresses 00 H to 3FH). For example, it shows the |
|  |  | OR | RPL, \#0110B | case of saving WR contents to address 30H of the data memory |
|  | <2> | LD | M030, WR | without address modification. |
|  | <3> | POKE | RF73, WR | Data memory of addresses 40H to 7FH and control register can |
|  | <4> | PEEK | WR, RF70 | transmit/receive data to/from WR directly by PEEK and POKE |
|  | <5> | POKE | RF33, WR | instruction. |
|  | <6> | ST | WR, M032 |  |

Figure 9-3 shows an example of register file operation.
As shown in Figure 9-3, reading and writing of data to and from the control register (address locations 00H to 3FH) is performed using the "PEEK WR, rf" and "POKE rf, WR" instructions. Data within the control register specified using rf can be read from and written to the control register, only by using these instructions with the window register.

The fact that the register file overlaps with data memory in addresses 40 H to 7 FH has the following effect: When a "PEEK WR, rf" or "POKE rf, WR" instruction is executed, the effect is the same as if they were being executed on the data memory address (in the current bank) specified by rf.

Addresses 40 H to 7 FH of the register file can be operated by normal memory manipulation instructions.
Control registers can be manipulated in 1-bit unit by using built-in macro instruction.

Figure 9-3. Accessing the Register File Using the PEEK and POKE Instructions


### 9.3 CONTROL REGISTER

The control register consists of 64 nibbles ( $64 \times 4$ bits) allocated in register file address locations 00 H to 3 FH . Of these nibbles, only 17 nibbles are actually used in the $\mu$ PD17120 and 17121, and 20 nibbles are used in the $\mu$ PD17132, 17133, 17P132, and 17P133.

There are two types of registers, both of which occupy one nibble of memory. One type is read/write (R/W), and the other is read-only ( $R$ ).

Note that within the read/write (R/W) flags, there exists a flag that will always be read as 0 .
The following read/write (R/W) flags are those flags which will always be read as 0 :

- TMRES (RF: 11 H , bit 2)

Within the four bits of data in a nibble, there are bits which are fixed at 0 and will therefore always be read as 0 . These bits remain fixed at 0 even when an attempt is made to write to them.

Attempting to read data in the unused register address area will yield unpredictable values. In addition, attempting to write to this area has no effect.

Concerning the configuration of control register, refer to Figures 19-1 and 19-2

### 9.4 CAUTIONS ON USING THE REGISTER FILE

### 9.4.1 Concerning Operation of the Control Register (Read-Only and Unused Registers)

It is necessary to take note of the following notes concerning device operation and use of the 17 K Series assembler (AS17K) and in-circuit emulator (IE-17K or IE-17K-ET) with regard to the read-only (R) and unused registers in the control register (register file address locations 00H to 3FH).

## (1) Device operation

Writing to a read-only register has no effect.
Attempting to read data from an address in the unused data area will yield an unpredictable value. Attempting to write to an address in the unused data area has no effect.

## (2) During use of the assembler (AS17K)

An error will be generated if an attempt is made to write to a read-only register.
An error will also be generated if an attempt is made to read from or write to an address in the unused data area.

## (3) During use of the in-circuit emulator (IE-17K or IE-17K-ET) (operation during patch processing and similar operations)

Attempting to write to a read-only register has no effect and no error is generated.
Attempting to read data from an address in the unused data area will yield an unpredictable value.
Attempting to write to an address in the unused data area has no effect and no error is generated.

### 9.4.2 Register File Symbol Definitions and Reserved Words

Attempting to use a numerical value in a 17K Series assembler (AS17K) to specify a register file address in the rf operand of the PEEK WR, rf or POKE rf, WR instructions will cause an error to be generated.

Therefore, as shown in Example 1, register file addresses need to be defined beforehand as symbols.

## Example 1. Case which causes and error to be generated

| PEEK | WR, 02H | ; |
| :--- | :--- | :--- |
| POKE | $21 H, W R$ | $;$ |

## Case in which no error is generated

| RF71 | MEM | 0.71 H | ; Symbol definition |
| :--- | :--- | :--- | :--- |
|  | PEEK | WR, RF71 ; |  |

Caution should especially be taken with regard to the following point:

- When using a symbol to define the control register as an address in data memory, it needs to be defined as addresses 80 H to BFH of BANKO.

Since the control register is manipulated using the window register, any attempt to manipulate the control register other than by using the PEEK and POKE commands needs to cause an error to be generated in the assembler (AS17K).

However, note that any address in the area of the register file overlapping with data memory (address locations 40 H to 7 FH ) can be defined as a symbol in the same manner as with normal data memory.

An example is given below.

| Example 2. RF71 | MEM | 0.71 H | ; Address in register file overlapping with data memory |  |
| :--- | :--- | :--- | :--- | :--- |
|  | RF02 | MEM | 0.82 H | ; Control register |

The assembler (AS17K) has the below flag symbol handling instructions defined internally as macros.

SETn: Set a flag to 1
CLRn: Reset a flag to 0
SKTn: $\quad$ Skip when all flags are 1
SKFn: Skip when all flags are 0
NOTn: Invert a flag
INITFLG: Initialize a flag (data setting per 4 bits)

By using these incorporated macro instructions, the contents of the register file can be manipulated one bit at a time.

Due to the fact that most of control register consists of 1-bit flags, the assembler (AS17K) has reserved words (predefined symbols) for use with these flags.

However, note that there is no reserved word for the stack pointer for its use as a flag. The reserved word used for the stack pointer is "SP", for its use as data memory. For this reason, none of the above flag manipulation instructions using reserved words can be used for the stack pointer.

## CHAPTER 10 DATA BUFFER (DBF)

The data buffer consists of four nibbles allocated in addresses OCH to OFH in BANKO.
The data buffer is used as a data storage area when data is transferred to/from the CPU peripheral circuit (address register, serial interface, and timer) by the GET and PUT instructions. By using the MOVT DBF, and @AR instructions, fixed data in program memory can be read into the data buffer.

### 10.1 DATA BUFFER CONFIGURATION

Figure 10-1 shows the allocation of the data buffer in data memory.
As shown in Figure 10-1, the data buffer is allocated in address locations OCH to OFH in BANKO and consists of a total of 16 bits ( $4 \times 4$ bits).

Figure 10-1. Allocation of the Data Buffer


Figure 10-2 shows the configuration of the data buffer. As shown in Figure 10-2, the data buffer is made up of sixteen bits with its least significant bit in bit 0 of address 0 FH and its most significant bit in bit 3 of address 0 CH .

Figure 10-2. Data Buffer Configuration

| Data memory BANKO | Address | OCH |  |  |  | ODH |  |  |  | OEH |  |  |  | OFH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | b3 | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| Data buffer | Bit | $\mathrm{b}_{15}$ | b14 | b13 | $\mathrm{b}_{12}$ | $\mathrm{b}_{11}$ | $\mathrm{b}_{10}$ | b9 | bs | $\mathrm{b}_{7}$ | b6 | b5 | $\mathrm{b}_{4}$ | b3 | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
|  | Symbol | DBF3 |  |  |  | DBF2 |  |  |  | DBF1 |  |  |  | DBFO |  |  |  |
|  | Data | MSBV |  |  |  | Data |  |  |  |  |  |  |  | $\begin{aligned} & \hat{L} \\ & S \\ & \mathrm{~S} \\ & \mathrm{~V} \end{aligned}$ |  |  |  |

Because the data buffer is allocated in data memory, it can be used in any of the data memory manipulation instructions.

### 10.2 FUNCTIONS OF THE DATA BUFFER

The data buffer has two separate functions.
The data buffer is used for data transfer with peripheral hardware. The data buffer is also used for reading constant data in program memory. Figure 10-3 shows the relationship between the data buffer and peripheral hardware.

Figure 10-3. Relationship Between the Data Buffer and Peripheral Hardware


### 10.2.1 Data Buffer and Peripheral Hardware

Table 10-1 shows data transfer with peripheral hardware using the data buffer.
Each unit of peripheral hardware has an individual address (called its peripheral address). By using this peripheral address and the dedicated instructions GET and PUT, data can be transferred between each unit of peripheral hardware and the data buffer.

GET DBF, p : Read the data in the peripheral hardware address specified by p into the data buffer (DBF).
PUT p, DBF: Write the data in the data buffer to the peripheral hardware address specified by $p$.
There are three types of peripheral hardware units: read/write (PUT/GET), write-only (PUT) and read-only (GET).
The following describes what happens when a GET instruction is used with write-only hardware (PUT only) and when a PUT instruction is used with read-only hardware (GET only).

- Reading (GET) from write-only (PUT only) peripheral hardware will yield an unpredictable value.
- Writing (PUT) to read-only (GET only) peripheral hardware has no effect (regarded as a NOP instruction).


## Table 10-1. Peripheral Hardware

## (1) Peripheral hardware with input/output in 8-bit units

| Peripheral <br> Address | Name | Peripheral Hardware | Direction of Data |  | Effective Bit Length |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PUT | GET |  |
| 01H | SIOSFR | Shift register | $\bigcirc$ | $\bigcirc$ | 8 bits |
| 02H | TMC | Timer count register | $\times$ | $\bigcirc$ | 8 bits |
| 03H | TMM | Timer modulo register | $\bigcirc$ | $\times$ | 8 bits |

## (2) Peripheral hardware with input/output in 16-bit units

| Peripheral <br> Address | Name | Peripheral Hardware | Direction of Data |  | Effective Bit Length |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PUT | GET |  |
| 40 H | AR | Address register | $\bigcirc$ | $\bigcirc$ | 10 bits |

### 10.2.2 Data Transfer with Peripheral Hardware

Data can be transferred between the data buffer and peripheral hardware in 8- or 16-bit units. Instruction cycle for a single PUT or GET instruction is the same regardless of whether eight or sixteen bits are being transferred.

Example 1. PUT instruction (when the effective bits in peripheral hardware are the 8 bits from 7 to 0 )


When only eight bits of data are being written from the data buffer, the upper eight bits of the data buffer (DBF3, DBF2) are irrelevant.

Example 2. GET instruction (when the effective bits in peripheral hardware are the 8 bits from 7 to 0)


When only eight bits of data are being read into the data buffer, the values in the upper eight bits of the data buffer (DBF3, DBF2) remain unchanged.

### 10.2.3 Table Reference

By using the MOVT instruction, constant data in program memory (ROM) can be read into the data buffer. The MOVT instruction is explained below.
MOVT DBF, @AR: The contents of the program memory being pointed to by the address register (AR) is read into the data buffer (DBF).


## CHAPTER 11 ARITHMETIC AND LOGIC UNIT

The ALU is used for performing arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations on 4-bit data.

### 11.1 ALU BLOCK CONFIGURATION

Figure 11-1 shows the configuration of the ALU block.
As shown in Figure 11-1, the ALU block consists of the main 4-bit data processor, temporary registers A and B, the status flip-flop for controlling the status of the ALU, and the decimal conversion circuit for use during arithmetic operations in BCD.

As shown in Figure 11-1, the status flip-flop consists of the following flags: Zero flag FF, carry flag FF, compare flag FF, and the BCD flag FF.

Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD: addresses 7EH, 7FH) located in the system register. The flags in the program status word are the following: Zero flag (Z), carry flag (CY), compare flag (CMP), and the BCD flag (BCD).

### 11.2 FUNCTIONS OF THE ALU BLOCK

Arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations are performed using the instructions in the ALU block. Table 11-1 lists each arithmetic/logical instruction, evaluation instruction, and rotation instruction.

By using the instructions listed in Table 11-1, 4-bit arithmetic/logical operations, evaluations and rotations can be performed in a single instruction. Arithmetic operations in decimal can also be performed in a single instruction.

### 11.2.1 Functions of the ALU

The arithmetic operations consists of addition and subtraction. Arithmetic operations can be performed on the contents of the general register and data memory or on immediate data and the contents of data memory. Operations in binary are performed on four bits of data operations in decimal are performed on one place (BCD operation).

Logical operations include ANDing, ORing, and XORing. Their operands can be general register contents and data memory contents, or data memory contents and immediate data.

Bit evaluation is used to determine whether bits in 4-bit data in data memory are 0 or 1 .
Comparison evaluation is used to compare contents of data memory with immediate data. It is used to determine whether one value is equal to or greater than the other, less than the other, or if both values are equal or not equal.

Rotation is used to shift 4-bit data in the general register one bit in the direction of its least significant bit (rotation to the right).

Figure 11-1. Configuration of the ALU

[MEMO]

Table 11-1. List of ALU Instructions (1/2)

| ALU Functions |  | Instruction | Operation | Explanation |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic operations | Addition | ADD r, m | $(r) \leftarrow(r)+(m)$ | Adds contents of general register and data memory. Result is stored in general register. |
|  |  | ADD m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4$ | Adds immediate data to contents of data memory. Result is stored in data memory. |
|  |  | ADDC r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{m})+\mathrm{CY}$ | Adds contents of general register, data memory and carry flag. Result is stored in general register. |
|  |  | ADDC m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$ | Adds immediate data, contents of data memory and carry flag. Result is stored in data memory. |
|  | Sub- <br> traction | SUB r, m | $(r) \leftarrow(r)-(m)$ | Subtracts contents of data memory from contents of general register. Result is stored in general register. |
|  |  | SUB m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4$ | Subtracts immediate data from data memory. Result is stored in data memory. |
|  |  | SUBC r, m | $(r) \leftarrow(r)-(m)-C Y$ | Subtracts contents of data memory and carry flag from contents of general register. Result is stored in general register. |
|  |  | SUBC m, \#n4 | $(m) \leftarrow(m)-n 4-C Y$ | Subtracts immediate data and carry flag from data memory. Result is stored in data memory. |
| Logical operations | Logical OR | OR r, m | $(r) \leftarrow(r) \vee(m)$ | OR operation is performed on contents of general register and data memory. Result is stored in general register. |
|  |  | OR m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$ | OR operation is performed on immediate data and contents of data memory. Result is stored in data memory. |
|  | Logical AND | AND r, m | $(r) \leftarrow(r) \wedge(m)$ | AND operation is performed on contents of general register and data memory. Result is stored in general register. |
|  |  | AND m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \wedge \mathrm{n} 4$ | AND operation is performed on immediate data and contents of data memory. Result is stored in data memory. |
|  | Logical XOR | XOR r, m | $(r) \leftarrow(r) \forall(m)$ | XOR operation is performed on contents of general register and data memory. Result is stored in general register. |
|  |  | XOR m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$ | XOR operation is performed on immediate data and contents of data memory. Result is stored in data memory. |
| Bit <br> judge- <br> ment | TRUE | SKT m, \#n | $\mathrm{CMP} \leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=\mathrm{n}$, then skip | Skips next instruction if all bits in data memory specified by $n$ are TRUE (1). Result is not stored. |
|  | FALSE | SKF m, \#n | $\mathrm{CMP} \leftarrow 0$, if ( m$) \wedge \mathrm{n}=0$, then skip | Skips next instruction if all bits in data memory specified by $n$ are FALSE (0). Result is not stored. |
| Comparison judgement | Equal | SKE m, \#n4 | (m) - n4, skip if zero | Skips next instruction if immediate data equals contents of data memory. Result is not stored. |
|  | Not equal | SKNE m, \#n4 | (m) - n4, skip if not zero | Skips next instruction if immediate data is not equal to contents of data memory. Result is not stored. |
|  | $\geq$ | SKGE m, \#n4 | (m) - n4, skip if not borrow | Skips next instruction if contents of data memory is greater than or equal to immediate data. Result is not stored. |
|  | < | SKLT m, \#n4 | (m) - n4, skip if borrow | Skips next instruction if contents of data memory is less than immediate data. Result is not stored. |
| Rotation | Rotate to the right | RORC r |  | Rotate contents of the general register along with the CY flag to the right. Result is stored in general register. |

Table 11-1. List of ALU Instructions (2/2)


### 11.2.2 Functions of Temporary Registers $A$ and $B$

Temporary registers $A$ and $B$ are needed for processing of 4-bit data. These registers are used for temporary storage of the first and second data operands of an instruction.

### 11.2.3 Functions of the Status Flip-flop

The status flip-flop is used for controlling operation of the ALU and for storing data which has been processed. Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD) located in the system register. This means that when a flag in the system register is manipulated it is the same as manipulating a flag in the status flip-flop. Each flag in the program status word is described below.

## (1) Z flag

This flag is set (1) when the result of an arithmetic operation is 0000B, otherwise it is reset (0). However, as described below, depending on the status of the CMP flag, the conditions which cause this flag to be set (1) can be changed.

## (i) When CMP=0

$Z$ flag is set (1) when the result of an arithmetic operation is 0000B, otherwise it is reset (0).

## (ii) When CMP=1

The previous state of the $Z$ flag is maintained when the result of an arithmetic operation is 0000B, otherwise it is reset (0). Only affected by arithmetic operations.

## (2) CY flag

This flag is set (1) when a carry or borrow is generated in the result of an arithmetic operation, otherwise it is reset ( 0 ).
When an arithmetic operation is being performed using a carry or borrow, the operation is performed using the CY flag as the least significant bit. When a rotation (RORC instruction) is performed, the contents of the CY flag becomes the most significant bit (bit b3) of the general register and the least significant bit of the general register is stored in the CY flag.
Only affected by arithmetic operations and rotations.

## (3) CMP flag

When the CMP flag is set (1), the result of an arithmetic operation is not stored in either the general register or data memory.
When the bit evaluation instruction is performed, the CMP flag is reset (0).
The CMP flag does not affect comparison evaluations, logical operations, or rotations.

## (4) BCD flag

When the BCD flag is set (1), decimal correction is performed for all arithmetic operations. When the flag is reset ( 0 ), decimal correction is not performed.
The BCD flag does not affect logical operations, bit evaluations, comparison evaluations, or rotations.

These flags can also be set through direct manipulation of the values in the program status word. When the flags in the program status word are manipulated, the corresponding flag in the status flip-flop is also manipulated.

### 11.2.4 Performing Operations in 4-Bit Binary

When the BCD flag is set to 0 , arithmetic operations are performed in 4-bit binary.

### 11.2.5 Performing Operations in BCD

When the BCD flag is set to 1 , decimal correction is performed for arithmetic operations performed in 4-bit binary. Table 11-2 shows the differences in the results of operations performed in 4-bit binary and in BCD. When the result of an addition after decimal correction is equal to or greater than 20 , or the result of a subtraction after decimal correction is outside of the range -10 to +9 , a value of $1010 \mathrm{~B}(0 \mathrm{AH})$ or higher is stored as the result (shaded area in Table 11-2).

Table 11-2. Results of Arithmetic Operations Performed in 4-Bit Binary and BCD

| Operation Result | Addition in 4-bit Binary |  | Addition in BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CY | Operation Result | CY | Operation Result |
| 0 | 0 | 0000 | 0 | 0000 |
| 1 | 0 | 0001 | 0 | 0001 |
| 2 | 0 | 0010 | 0 | 0010 |
| 3 | 0 | 0011 | 0 | 0011 |
| 4 | 0 | 0100 | 0 | 0100 |
| 5 | 0 | 0101 | 0 | 0101 |
| 6 | 0 | 0110 | 0 | 0110 |
| 7 | 0 | 0111 | 0 | 0111 |
| 8 | 0 | 1000 | 0 | 1000 |
| 9 | 0 | 1001 | 0 | 1001 |
| 10 | 0 | 1010 | 1 | 0000 |
| 11 | 0 | 1011 | 1 | 0001 |
| 12 | 0 | 1100 | 1 | 0010 |
| 13 | 0 | 1101 | 1 | 0011 |
| 14 | 0 | 1110 | 1 | 0100 |
| 15 | 0 | 1111 | 1 | 0101 |
| 16 | 1 | 0000 | 1 | 0110 |
| 17 | 1 | 0001 | 1 | 0111 |
| 18 | 1 | 0010 | 1 | 1000 |
| 19 | 1 | 0011 | 1 | 1001 |
| 20 | 1 | 0100 | 1 | 1110 |
| 21 | 1 | 0101 | 1 | 1111 |
| 22 | 1 | 0110 | 1 | 1100 |
| 23 | 1 | 0111 | 1 | 1101 |
| 24 | 1 | 1000 | 1 | 1110 |
| 25 | 1 | 1001 | 1 | 1111 |
| 26 | 1 | 1010 | 1 | 1100 |
| 27 | 1 | 1011 | 1 | 1101 |
| 28 | 1 | 1100 | 1 | 1010 |
| 29 | 1 | 1101 | 1 | 1011 |
| 30 | 1 | 1110 | 1 | 1100 |
| 31 | 1 | 1111 | 1 | 1101 |


| Operation Result | Subtraction in 4-bit Binary |  | Subtraction in BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CY | Operation Result | CY | Operation Result |
| 0 | 0 | 0000 | 0 | 0000 |
| 1 | 0 | 0001 | 0 | 0001 |
| 2 | 0 | 0010 | 0 | 0010 |
| 3 | 0 | 0011 | 0 | 0011 |
| 4 | 0 | 0100 | 0 | 0100 |
| 5 | 0 | 0101 | 0 | 0101 |
| 6 | 0 | 0110 | 0 | 0110 |
| 7 | 0 | 0111 | 0 | 0111 |
| 8 | 0 | 1000 | 0 | 1000 |
| 9 | 0 | 1001 | 0 | 1001 |
| 10 | 0 | 1010 | 1 | 1100 |
| 11 | 0 | 1011 | 1 | 1101 |
| 12 | 0 | 1100 | 1 | 1110 |
| 13 | 0 | 1101 | 1 | 1111 |
| 14 | 0 | 1110 | 1 | 1100 |
| 15 | 0 | 1111 | 1 | 1101 |
| -16 | 1 | 0000 | 1 | 1110 |
| -15 | 1 | 0001 | 1 | 1111 |
| -14 | 1 | 0010 | 1 | 1100 |
| -13 | 1 | 0011 | 1 | 1101 |
| -12 | 1 | 0100 | 1 | 1110 |
| -11 | 1 | 0101 | 1 | 1111 |
| -10 | 1 | 0110 | 1 | 0000 |
| -9 | 1 | 0111 | 1 | 0001 |
| -8 | 1 | 1000 | 1 | 0010 |
| -7 | 1 | 1001 | 1 | 0011 |
| -6 | 1 | 1010 | 1 | 0100 |
| -5 | 1 | 1011 | 1 | 0101 |
| -4 | 1 | 1100 | 1 | 0110 |
| -3 | 1 | 1101 | 1 | 0111 |
| -2 | 1 | 1110 | 1 | 1000 |
| -1 | 1 | 1111 | 1 | 1001 |

### 11.2.6 Performing Operations in the ALU Block

When arithmetic operations, logical operations, bit evaluations, comparison evaluations or rotations in a program are executed, the first data operand is stored in temporary register $A$ and the second data operand is stored in temporary register B.

The first data operand is four bits of data used to specify the contents of an address in the general register or data memory. The second data operand is four bits of data used to either specify the contents of an address in data memory or to be used as an immediate value. For example, in the instruction

ADD r, m
Second data operand
First data operand
the first data operand, $r$, is used to specify the contents of an address in the general register. The second data operand, $m$, is used to specify the contents of an address in data memory. In the instruction

ADD m, \#n4
the first data operand, $m$, is used to specify an address in data memory. The second operand, \#n4, is immediate data. In the rotation instruction

RORC r
only the first data operand, $r$ (used to specify the contents of an address in the general register) is used.
Next, using the data stored in temporary registers A and B, the ALU executes the operation specified by the instruction (arithmetic operation, logical operation, bit evaluation, comparison evaluation, or rotation). When the instruction being executed is an arithmetic operation, logical operation, or rotation, the data processed by the ALU is stored in the location specified by the first data operand (general register address or data memory address) and the operation terminates. When the instruction being executed is a bit evaluation or comparison evaluation, the result processed by the ALU is used to determine whether or not to skip the next instruction (whether to treat next instruction as a no operation instruction: NOP) and the operation terminates.

Caution should be taken with regard to the following points:
(1) Arithmetic operations are affected by the CMP and BCD flags in the program status word.
(2) Logical operations are not affected by the CMP or BCD flag in the program status word. Logical operations do not affect the $Z$ or CY flags.
(3) Bit evaluation causes the CMP flag in the program status word to be reset.
(4) When an arithmetic operation, logical operation, bit evaluation, comparison evaluation, or rotation is being executed and the IXE flag in the program status word is set (1), address modification is performed using the index register.

### 11.3 ARITHMETIC OPERATIONS (ADDITION AND SUBTRACTION IN 4-BIT BINARY AND BCD)

As shown in Table 11-3, arithmetic operations consist of addition, subtraction, addition with carry, and subtraction with borrow. These instructions are ADD, ADDC, SUB, and SUBC.

The ADD, ADDC, SUB, and SUBC instructions are further divided into addition and subtraction of the general register and data memory and addition and subtraction of data memory and immediate data. When the operands $r$ and $m$ are used, addition or subtraction is performed using the general register and data memory. When the operands $m$ and \#n4 are used, addition or subtraction is performed using data memory and immediate data.

Arithmetic operations are affected by the status flip-flop and the program status word (PSWORD) in the system register. The BCD flag in the program status word is used to specify whether arithmetic operations are to be performed in 4-bit binary or in BCD. The CMP flag is used to specify whether or not the results of arithmetic operations are to be stored.
11.3.1 to 11.3.4 explain the relationship between each command and the program status word.

Table 11-3. Types of Arithmetic Operations

| Arithmetic <br> operation | Addition | Without carry ADD | General register and data memory | ADD r, m |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  | Data memory and immediate data | ADD m, \#n4 |
|  | With carry ADDC | General register and data memory | ADDC r, m |  |
|  |  | Data memory and immediate data | ADDC m, \#n4 |  |
|  |  | Without borrow SUB | General register and data memory | SUB r, m |
|  |  |  | Data memory and immediate data | SUB m, \#n4 |
|  | With borrow SUBC | General register and data memory | SUBC r, m |  |
|  |  |  | Data memory and immediate data | SUBC m, \#n4 |

### 11.3.1 Addition and Subtraction When $C M P=0$ and $B C D=0$

Addition and subtraction are performed in 4-bit binary and the result is stored in the general register or data memory.

When the result of the operation is greater than 1111B (carry generated) or less than 0000B (borrow generated), the CY flag is set (1); otherwise it is reset (0).

When the result of the operation is 0000 B , the Z flag is set (1) regardless of whether there is carry or borrow; otherwise it is reset (0).

### 11.3.2 Addition and Subtraction When CMP=1 and BCD=0

Addition and subtraction are performed in 4-bit binary.
However, because the CMP flag is set (1), the result of the operation is not stored in either the general register or data memory.

When there is a carry or borrow in the result of the operation, the CY flag is set (1); otherwise it is reset (0).
When the result of the operation is 0000 B , the previous state of the Z flag is maintained; otherwise it is reset (0).

### 11.3.3 Addition and Subtraction When CMP=0 and BCD=1

BCD operations are performed.
The result of the operation is stored in the general register or data memory. When the result of the operation is greater than 1001B (9D) or less than 0000B (0D), the carry flag is set (1), otherwise it is reset (0).

When the result of the operation is 0000B (0D), the $Z$ flag is set (1), otherwise it is reset (0).
Operations in $B C D$ are performed by first computing the result in binary and then by using the decimal conversion circuit to convert the result to decimal. For information concerning the binary to decimal conversion, refer to Table 11-2.

In order for operations in BCD to be performed properly, note the following:
(1) Result of an addition must be in the range OD to 19D.
(2) Result of a subtraction must be in the range 0 D to 9 D , or in the range -10 D to -1 D .

The following shows which value is considered the CY flag in the range OD to 19D (shown in 4-bit binary): $0,0000 \mathrm{~B}$ to $1,0011 \mathrm{~B}$
$\widetilde{\mathrm{CY}} \quad \widetilde{\mathrm{CY}}$
The following shows which value is considered the CY flag in the range -10D to -1D (shown in 4-bit binary):
1, 0110B to 1, 1111B
$\widetilde{\mathrm{CY}} \quad \widetilde{\mathrm{CY}}$

When operations in BCD are performed outside of the limits of (1) and (2) stated above, the CY flag is set (1) and the result of operation is output as a value greater than or equal to 1010B (OAH).

### 11.3.4 Addition and Subtraction When $C M P=1$ and $B C D=1$

BCD operations are performed.
The result is not stored in either the general register or data memory.
In other words, the operations specified by $C M P=1$ and $B C D=1$ are both performed at the same time.

| Example | MOV | RPL, \#0001B | ; Sets the BCD flag ( $B C D=1$ ). |
| :---: | :---: | :---: | :---: |
|  | MOV | PSW, \#1010B | ; Sets the CMP and $Z$ flag ( $C M P=1, Z=1$ ) and resets the CY flag ; (CY=0). |
|  | SUB | M1, \#0001B | ; <1> |
|  | SUBC | M2, \#0010B | ; <2> |
|  | SUBC | M3, \#0011B | ; <3> |

By executing the instructions in steps numbered $\langle 1\rangle,<2\rangle$, and $\langle 3\rangle$, the twelve bits in memory locations M1, M2, and M3 and the immediate data (321) can be compared in decimal.

### 11.3.5 Cautions on Use of Arithmetic Operations

When performing arithmetic operations with the program status word (PSWORD), caution should be taken with regard to the result of the operation being stored in the program status word.

Normally, the CY and Z flags in the program status word are set (1) or reset (0) according to the result of the arithmetic operation being executed. However, when an arithmetic operation is performed on the program status word itself, the result is stored in the program status word. This means that there is no way to determine if there is a carry or borrow in the result of the operation nor if the result of the operation is zero.

However, when the CMP flag is set (1), results of arithmetic operations are not stored. Therefore, even in the above case, the CY and $Z$ flags will be properly set (1) or reset ( 0 ) according to the result of the operation.

### 11.4 LOGICAL OPERATIONS

As shown in Table 11-4, logical operations consist of logical OR, logical AND, and logical XOR. Accordingly, the logical operation instructions are OR, AND, and XOR.

The OR, AND, and XOR instructions can be performed on either the general register and data memory, or on data memory and immediate data. The operands of these instructions are specified in the same way as for arithmetic operations ("r, m" or "m, \#n4").

Logical operations are not affected by the BCD or CMP flags in the program status word (PSWORD). Logical operations do not cause either the CY or Z flag in the program status word (PSWORD) to be set. However, when the index enable flag (IXE) is set (1), index modification is performed using the index register.

Table 11-4. Logical Operations

| Logical <br> operation | Logical OR | General register and data memory OR r, m |
| :--- | :--- | :--- |
|  |  | Data memory and immediate data OR m, \#n4 |
|  | Logical AND | General register and data memory AND r, m |
|  |  | Data memory and immediate data AND m, \#n4 |
|  | Logical XOR | General register and data memory XOR r, m |
|  |  | Data memory and immediate data XOR m, \#n4 |

Table 11-5. Table of True Values for Logical Operations

| Logical AND <br> C=A AND B |  |  | Logical OR <br> C=A OR B |  |  | Logical XOR <br> C=A XOR B |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | A | B | C | A | B | C |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

### 11.5 BIT JUDGEMENT

As shown in Table 11-6, there are both TRUE (1) and FALSE (0) bit judgement instructions.
The SKT instruction skips the next instruction when a bit is judged as TRUE (1) and the SKF instruction skips the next instruction when a bit is judged as FALSE (0).

The SKT and SKF instructions can only be used with data memory.
Bit judgement are not affected by the BCD flag in the program status word (PSWORD) and bit judgements do not cause either the CY or Z flag in the program status word (PSWORD) to be set. However, when an SKT or SKF instruction is executed, the CMP flag is reset ( 0 ). When the index enable flag (IXE) is set (1), index modification is performed using the index register. For information concerning index modification using the index register, refer to CHAPTER 7 SYSTEM REGISTER (SYS REG).
11.5.1 and 11.5.2 explain TRUE (1) and FALSE (0) bit judgements.

Table 11-6. Bit Judgement Instructions

| Bit judgement | TRUE (1) bit judgement <br> SKT m, \#n |
| :--- | :--- |
|  | FALSE (0) bit judgement <br> SKF m, \#n |

### 11.5.1 TRUE (1) Bit Judgement

The TRUE (1) bit judgement instruction (SKT m, \#n) is used to determine whether or not the bits specified by $n$ in the four bits of data memory $m$ are TRUE (1). When all bits specified by $n$ are TRUE (1), this instruction causes the next instruction to be skipped.

| Example | MOV | M1, | \#1011B |  |
| :--- | :--- | :--- | :--- | :--- |
|  | SKT | M1, | \#1011B | $;<1>$ |
| BR | A |  |  |  |
| BR | B |  |  |  |
| SKT | M1, | \#1101B | $;<2>$ |  |
| BR | C |  |  |  |
| BR | D |  |  |  |

In this example, bit 3, 1, and 0 of data memory M1 are judged in step number $<1>$. Because all the bits are TRUE (1), the program branches to B. In step number <2>, bits 3, 2 and 0 of data memory M1 are judged. Since bit 2 of data memory M1 is FALSE (0), the program branches to C.

### 11.5.2 FALSE (0) Bit Judgement

The FALSE (0) bit judgement instruction (SKF $m, \# n$ ) is used to determine whether or not the bits specified by $n$ in the four bits of data memory $m$ are FALSE ( 0 ). When all bits specified by $n$ are FALSE (0), this instruction causes the next instruction to be skipped.

| Example | MOV | M1, | \#1011B |  |
| :--- | :--- | :--- | :--- | :--- |
|  | SKT | M1, | \#0110B | $;<1>$ |
| BR | A |  |  |  |
| BR | B |  |  |  |
| SKT | M1, | \#1101B | $;<2>$ |  |
| BR | C |  |  |  |
| BR | D |  |  |  |

In this example, bits 2 and 1 of data memory M1 are judged in step number <1>. Because both bits are FALSE (0), the program branches to B. In step number <2> bits 3, 2, and 1 of data memory M1 are judged. Since bit 3 of data memory M1 is TRUE (1), the program branches to C.

### 11.6 COMPARISON JUDGEMENT

As shown in Table 11-7, there are comparison judgement instructions for determining if one value is "equal to", "not equal to", "greater than or equal to", or "less than" another.

The SKE instruction is used to determine if two values are equal. The SKNE instruction is used to determine two values are not equal. The SKGE instruction is used to determine if one value is greater than or equal to another and the SKLT instruction is used to determine if one value is less than another.

The SKE, SKNE, SKGE, and SKLT instructions perform comparisons between a value in data memory and immediate data. In order to compare values in the general register and data memory, a subtraction instruction is performed according to the values in the CMP and Z flags in the program status word (PSWORD). For more information concerning comparison of the general register and data memory, refer to 11.3.

Comparison judgements are not affected by the BCD or CMP flags in the program status word (PSWORD) and comparison judgements do not cause either the CY or Z flags in the program status word (PSWORD) to be set.
11.6.1 to 11.6.4 explain the "equal to", "not equal to", "greater than or equal to", and "less than" comparison judgements.

## Table 11-7. Comparison Judgement Instructions

| Comparison <br> judgement | Equal to <br> SKE m, \#n4 |
| :--- | :--- |
|  | Not equal to <br> SKNE m, \#n4 |
|  | Greater than or equal to <br> SKGE m, \#n4 |
|  | Less than <br> SKLT m, \#n4 |

### 11.6.1 "Equal to" Judgement

The "equal to" judgement instruction (SKE m, \#n4) is used to determine if immediate data and the contents of a location in data memory are equal.

This instruction causes the next instruction to be skipped when the immediate data and the contents of data memory are equal.


In this example, because the contents of data memory M1 and immediate data 1010B in step number $<1>$ are equal, the program branches to $B$. In step number $<2>$, because the contents of data memory M1 and immediate data 1000B are not equal, the program branches to C.

### 11.6.2 "Not Equal to" Judgement

The "not equal to" judgement instruction (SKNE $m$, \#n4) is used to determine if immediate data and the contents of a location in data memory are not equal.

This instruction causes the next instruction to be skipped when the immediate data and the contents of data memory are not equal.

| Example | MOV | M1, | $\# 1010 B$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  | SKNE | M1, | $\# 1000 B$ | $;<1>$ |
|  | $B R$ | $A$ |  |  |
|  | BR | B |  |  |
|  |  |  |  |  |
| SKNE | M1, | $\# 1010 B$ | $;<2>$ |  |
| BR | C |  |  |  |
| BR | D |  |  |  |

In this example, because the contents of data memory M1 and immediate data 1000B in step number $<1>$ are not equal, the program branches to B. In step number <2>, because the contents of data memory M1 and immediate data 1010B are equal, the program branches to C.

### 11.6.3 "Greater Than or Equal to" Judgement

The "greater than or equal to" judgement instruction (SKGE m, \#n4) is used to determine if the contents of a location in data memory is a value greater than or equal to the value of the immediate data operand. If the value in data memory is greater than or equal to that of the immediate data, this instruction causes the next instruction to be skipped.

| Example | MOV | M1, | \#1000B |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| SKGE | M1, | \#0111B | $;<1>$ |
| BR | A |  |  |
| BR | B |  |  |
| $;$ |  |  |  |
| SKGE | M1, | \#1000B | $;<2>$ |
| BR | C |  |  |
| BR | D |  |  |
| $;$ |  |  |  |
| SKGE | M1, | \#1001B | $;<3>$ |
| BR | E |  |  |
| BR | F |  |  |

In this example, the program will first branch to $B$ since the value in data memory is larger than that of the immediate data. Next, it will branch to $D$ since the value in data memory is equal to that of the immediate data. Lastly it will branch to E since the value in data memory is less than that of the immediate data.

### 11.6.4 "Less Than" Judgement

The "less than" judgement instruction (SKLT m, \#n4) is used to determine if the contents of a location in data memory is a value less than that of the immediate data operand. If the value in data memory is less than that of the immediate data, this instruction causes the next instruction to be skipped.

| Example | MOV | M1, | \#1000B |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| SKLT | M1, | \#1001B | $;<1>$ |
| BR | A |  |  |
| BR | B |  |  |
| $;$ |  |  |  |
| SKLT | M1, | \#1000B | $;<2>$ |
| BR | C |  |  |
| BR | D |  |  |
| $;$ |  |  |  |
| SKLT | M1, | \#0111B | $;<3>$ |
| BR | E |  |  |
| BR | F |  |  |

In this example, the program will first branch to $B$ since the value in data memory is less than that of the immediate data. Next, it will branch to $C$ since the value in data memory is equal to that of the immediate data. Lastly it will branch to $E$ since the value in data memory is greater than that of the immediate data.

### 11.7 ROTATIONS

There are rotation instructions for rotation to the right and for rotation to the left.
The RORC instruction is used for rotation to the right.
The RORC instruction can only be used with the general register.
Rotation using the RORC instruction is not affected by the BCD or CMP flags in the program status word (PSWORD) and does not affect the $Z$ flag in the program status word (PSWORD).

Rotation to the left is performed by using the addition instruction ADDC.
11.7.1 and 11.7.2 explain rotation.

### 11.7.1 Rotation to the Right

The instruction used for rotation to the right (RORC r) rotates the contents of the general register in the direction of its least significant bit.

When this instruction is executed, the contents of the CY flag becomes the most significant bit of the general register (bit 3) and the least significant bit of the general register is placed in the CY flag.

Example 1. MOV PSW, \#0100B; Sets CY flag to 1.
MOV R1, \#1100B
RORC R1

When these instructions are executed, the following operation is performed.


Basically, when rotation to the right is performed, the following operation is executed:

CY flag $\rightarrow b_{3}, b_{3} \rightarrow b_{2}, b_{2} \rightarrow b_{1}, b_{1} \rightarrow b_{0}, b_{\infty} \rightarrow C Y$ flag.
2. MOV PSW, $\# 0000 \mathrm{~B}$; Resets CY flag to 0 .

MOV R1, \#1000B
MOV R2, \#0100B
MOV R3, \#0010B
RORC R1
RORC R2
RORC R3

The program code above rotates the 13 bits in CY, R1, R2 and R3 to the right.

### 11.7.2 Rotation to the Left

Rotation to the left is performed by using the addition instruction, "ADDC $r, m$ ".

Example | MOV PSW \#0000B | ; Resets CY flag to 0. |
| :--- | :--- | :--- |
| MOV R1, \#1000B |  |
| MOV R2, \#0100B |  |
| MOV R3, \#0010B |  |
| ADDC R3, R3 |  |
| ADDC R2, R2 |  |
| ADDC R1, R1 |  |

The program code above rotates the 13 bits in CY, R1, R2 and R3 to the left.
[MEMO]

## CHAPTER 12 PORTS

### 12.1 PORT OA (POA0, POA1, POA2, P0A3)

Port 0 A is a 4 -bit input/output port with an output latch. It is mapped into address 70 H of BANKO in data memory. The output format is CMOS push-pull output.

Input or output can be specified in each bit. Input/output is specified by P0ABIO0 to P0ABIO3 (address 35H) in the register file.

When POABIOn is 0 ( $n=0$ to 3 ), each pin of port $0 A$ is used as input port. If a read instruction is executed for the port register, pin statuses are read.

When POABIOn is 1 ( $n=0$ to 3 ), each pin of port $0 A$ is used as output port and the contents written in the output latch are output to pins. If a read instruction is executed when pins are output ports, the contents of the output latch, rather than pin statuses, are fetched.

At reset, POABIOn is set to 0 and all POA pins become input ports. The contents of the port output latch are 0 .

Table 12-1. Writing into and Reading from the Port Register ( 0.70 H )

| POABIOn <br> RF: 35H | Pin Input/Output | BANKO 70H |  |
| :---: | :---: | :--- | :--- |
|  |  | Write | Read |
| 0 | Input | Possible <br> Write to the P0A <br> latch | POA pin status |
|  | Output | POA latch contents |  |

### 12.2 PORT OB (POB0, POB $1, \mathrm{POB}_{2}, \mathrm{POB}_{3}$ )

Port 0B is a 4-bit input/output port with an output latch. It is mapped into address 71 H of BANKO in data memory. The output format is CMOS push-pull output.

Input or output can be specified in 4-bit units. Input/output is specified by POBGIO (bit 0 at address 24 H ) in the register file.

When POBGIO is 0 , all pins of port 0 B are used as input ports. If a read instruction is executed for the port register, pin statuses are read.

When POBGIO is 1 , all pins of port OB are used as output ports. The contents written in the output latch are output to pins. If a read instruction is executed when pins are used as output ports, the contents of the output latch, rather than pin statuses, are fetched.

At reset, POBGIO is 0 and all POB pins are input ports. The value of the port $0 B$ output latch is 0 .

Table 12-2. Writing into and Reading from the Port Register ( 0.71 H )

| POBGIO <br> RF: 24H, bit 0 | Pin Input/Output | BANK0 71H |  |
| :---: | :---: | :--- | :--- |
|  |  | Read |  |
| 0 | Input | Possible <br> Write to the P0B <br> latch | P0B pin status |
|  | Output | P0B latch contents |  |

### 12.3 PORT OC (POCo, POC1, POC2, P0C3) ... in the case of the $\mu$ PD17120 and 17121

Port 0C is a 4-bit input/output port with an output latch. It is mapped into address 72 H of BANKO in data memory. The output format is CMOS push-pull output.

Input or output can be specified bit-by-bit. Input/output can be specified by POCBIO0 to POCBIO3 (address 34H) in the register file.

If POCBIOn is 0 ( $n=0$ to 3 ), the POCn pins are used as input port. If a data read instruction is executed for the port register, the pin statuses are read. If POCBIOn is 1 ( $n=0$ to 3 ), the POCn pins are used as output port and the contents written in the output latch are output to pins. If a read instruction is executed when pins are used as output ports, the contents of the latch, rather than pin statuses, are fetched.

At reset, POCBIO to POCBIO 3 are 0 and all POC pins are input ports. The contents of the port output latch are 0.

Table 12-3. Writing/reading to/from Port Register (0.72H) ( $\mu$ PD17120, 17121)
( $\mathrm{n}=0$ to 3 )

| POCBIOn <br> RF: 34H | Pin Input/Output | BANKO 72H |  |
| :---: | :---: | :--- | :--- |
|  |  | Write | Read |
| 0 | Input | Possible <br> Write to the POC <br> latch | Status of POC pin |
|  | Output | Contents of P0C latch |  |

### 12.4 PORT OC (POC0/Cino, POC $1 / \mathrm{Cin}_{1}, \mathrm{POC}_{2} / \mathrm{Cin}_{2}, \mathrm{POC}_{3} / \mathrm{Cin}_{3}$ ) <br> ... in the case of the $\mu$ PD17132, 17133, 17P132, and 17P133

Port 0C is a 4-bit input/output port with an output latch. It is mapped into address 72 H of BANKO in data memory. The output format is CMOS push-pull output.

Input or output can be specified bit-by-bit. Input/output is specified with POCBIO0 to POCBIO3 (address 34H) in the register file.

If POCNIOn is 0 ( $n=0$ to 3 ), the each pin of POC is used as input port. If a data read instruction is executed for the port register, the pin statuses are read.

If POCNIOn is 1 ( $n=0$ to 3 ), the each pin of POC is used as output port and the value written in the output latch are output to pins. If a data read instruction is executed when pins are used as output ports, the output latch value, rather than pin statuses, is fetched.

Port OC can also be used as an analog input to the comparator. POCOIDI to POC3IDI (address 23H) in the register file are used to switch the port and analog input pin.

If POCnIDI is $0\left(n=0\right.$ to 3 ), the $P O C_{n} / C i n n$ pin functions as a port. If POCnIDI is $1(n=0$ to 3$)$, the $P 0 C_{n} / C i n_{n}$ pin functions as the analog input pin of the comparator.

Therefore, when using pins as analog inputs, 1 should be set to POCnIDI at the initial setting of the program. Switching of the analog input pins to be compared is executed by CMPCH0 and CMPCH1 (RF: address 1CH). To use the pins as analog input pins of the comparator, set $\mathrm{POCBIOn=0}$ so that they are set as input ports (Refer to 13.2 COMPARATOR). At reset, POCBIOn and POCnIDI are set to 0 ( $n=0$ to 3 ) and all of port $0 C$ pins become input ports. The contents of the port output latch become 0 .

Table 12-4. Writing into and Reading from the Port Register $\mathbf{( 0 . 7 2 H}$ ) and Pin Function Selection

$$
\text { ( } \mathrm{n}=0 \text { to } 3 \text { ) }
$$

| POCnIDI <br> RF: 23 H | $\left\lvert\, \begin{gathered} \text { POCBIOn } \\ \text { RF: } 34 \mathrm{H} \end{gathered}\right.$ | Function | BANKO 72H |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Write | Read |
| 0 | 0 | Input port | Write in the POC latch | Pin state of POC |
|  | 1 | Output port |  | Contents of POC latch |
| 1 | 0 | Comparator analog input ${ }^{\text {Note }} 1$ |  | Pin state of POC |
|  | 1 | Analog inputs of comparator and output port ${ }^{\text {Note }} 2$ |  | Contents of POC |

Notes 1. This setting is ordinally selected when the pins are used as analog inputs of the comparator.
2. These pins function as an output port. At this time, the analog input voltage is changed by the effect of the output from the port. When using the pin as the analog input, be sure to set it to POCBIOn=0.

### 12.5 PORT OD (POD $/$ /SCK, POD $\left.1 / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD}_{3} / \mathrm{TMOUT}\right)$

Port OD is a 4-bit input/output port with an output latch. It is mapped into address 73 H of BANKO in data memory. The output format is N -ch open-drain output. The mask option can be used to specify that a pin contain a pull-up resistor bit-by-bit Note.

Input or output can be specified bit-by bit. Input/output is specified with PODBIO0 to PODBIO3 (address 33H) in the register file.

If PODBIOn is $0(n=0$ to 3$)$, the PODn pins are used as input port. Pin statuses are read if a data read instruction is executed for the port register. If PODBIOn is 1 , the PODn pins are used as output port and the value written in the output latch are output to pins. If a data read instruction is executed when pins are used as output ports, the output latch value, rather than pin statuses, is fetched.

At reset, PODBIOn is set to 0 and all POD pins become input ports. The contents of the port output latch become 0 . The output latch contents remain unchanged even if PODBIOn changes from 1 to 0 .

Port OD can also be used for serial interface input/output or timer output. SIOEN (OAH bit 0) in the register file is used to switch ports (PODo to POD2) to serial interface input/output ( $\overline{\mathrm{SCK}}, \mathrm{SO}, \mathrm{SI}$ ) and vice versa. TMOSEL (bit 0 at address 12 H ) in the register file is used to switch a port ( $\mathrm{POD}_{3}$ ) to timer output ( $\overline{\mathrm{TMOUT}}$ ) and vice versa. If TMOSEL=1 is selected, 1 is output at timer reset. This output is inverted every time a timer count value matches the modulo register contents.

Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option.

Table 12-5. Register File Contents and Pin Functions

$$
(\mathrm{n}=0 \text { to } 3)
$$

| Register File Value |  |  | Pin Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMOSEL <br> RF: 12H <br> Bit 0 | SIOEN <br> RF: OAH <br> Bit 0 | PODBIOn <br> RF: 33H <br> Bit n | PODo/SCK | POD1/SO | POD2/SI | POD3/TMOUT |
| 0 | 0 | 0 | Input port |  |  |  |
|  |  | 1 | Output port |  |  |  |
|  | 1 | 0 | $\overline{\text { SCK }}$ | SO | SI | Input port |
|  |  | 1 |  |  |  | Output port |
| 1 | 0 | 0 | Input port |  |  |  |
|  |  | 1 | Output port |  |  |  |
|  | 1 | 0 | $\overline{\text { SCK }}$ | SO | SI |  |
|  |  | 1 |  |  |  |  |

Table 12-6. Contents Read from the Port Register (0.73H)

| Port Mode | Contents Read from the Port Register (0.73H) |  |
| :--- | :--- | :--- |
| Input port | Pin status |  |
| Output port | Output latch contents |  |
| $\overline{\text { SCK }}$ | An internal clock is selected as a serial clock. | Output latch contents |
|  | An external clock is selected as a serial clock. | Pin status |
| SI | Pin status |  |
| SO | Not defined |  |
| $\overline{\text { TMOUT }}$ | Output latch contents |  |

Caution Using the serial interface causes the output latch for the $\operatorname{POD} \mathrm{D}_{1} / \mathrm{SO}$ pin to be affected by the contents of the SIOSFR (shift register). So, reset the output latch before using the pin as output port.

### 12.6 PORT 0E (P0Eo, P0E1/Vref) ... Vref; $\mu$ PD17132, 17133, 17P132, and 17P133 only

Port OE is a 2-bit input/output port with an output latch. It is mapped into bits 0 and 1 of address 6 FH in data memory. The output format is N -ch open-drain output. The mask option can be used to specify that a pin contain a pull-up resistor bit-by-bit.

P0E $1 /{ }_{\text {ref }}$ pin is also used as external reference voltage input of the comparator (incorporated only in the $\mu$ PD17132, 17133, 17P132, and 17P133), and its function is changed from port to external reference voltage input depending on the value of the reference voltage selection resister. (CMPVREF0 to CMPVREF3) (Refer to 13.2 COMPARATOR.)

Input or output can be specified bit-by-bit. Input/output is specified with POEBIOO and POEBIO1 (bits 0 and 1 at address 32 H ) in the register file.

If POEBIOn is $0(n=0,1)$, the each pin of POE is used as input port. If a data read instruction is executed for the port register, the pin statuses are read.

If POEBIOn is $1(n=0,1)$, the each pin of POE is used as output port and the value written in the output latch are output pins.

If a data read instruction is executed regardless of the mode, the pin statuses, rather than output latch value, are fetched.

At reset, POEBIOn is set to $0(n=0,1)$ and each of port OE pin become input port. The contents of the port output latch become 0 .

The write instruction to bits 2 and 3 at address 6 FH becomes invalid. If the value is read, 0 is output.

Remark The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option.

Table 12-7. Writing into and Reading from the Port Registers (0.6FH.0, 0.6FH.1)

| $\quad(\mathrm{n}=0,1)$ |  |  |  |
| :---: | :---: | :--- | :--- |
| P0EBIOn <br> RF: 32 H | Pin Input/ <br> Output | BANK016FH |  |
|  |  | Read |  |
| 0 | Input | Possible Note |  |
| 1 | Output | Write to the output latch <br> of P0E | P0E pin status |

Note Port register 6FH is a write only register. The data which is written during input mode (POEBIOn=0) will be ignored.

### 12.6.1 Cautions when Operating Port Registers

Among the input/output ports in the $\mu$ PD17120 series, only port 0E is such that, even when in output mode, doing a read causes the status of the pins to be read.

Consequently, when executing port register read macro instructions (SETn/CLRn, etc.) or bit manipulation instructions such as AND/OR/XOR, etc., you may inadvertently change the status of the pins.

Be particularly careful when port $0 E$ is being externally forced down to low level.
Figure 12-1 shows an example of the changes in the port register and microcontroller internal status when the CLR1 P0E1 instruction (equivalent to the AND 6F, \#1101B instruction) is executed.

For example, consider the case where both the $\mathrm{PO}_{1}$ and POE pins of port $0 E$ are used for output, high level is output from pins $\mathrm{POE}_{1}$ and $\mathrm{POE}_{0}$, and the POE pin is being externally forced down to a low level; then the status of each pin of port 0 E is as shown in Figure 12-1 <1>. The ( $\mathrm{P} 0 \mathrm{E}_{3}$ and $\mathrm{POE}_{2}$ pins do not exist in the $\mu \mathrm{PD} 17120$ subseries, but are handled as if they exist in the program.)

If the CLR1 P0E1 instruction is executed to bring the P0E1 pin to low level, the status of each pin of port 0E changes as shown in Figure 12-1 <2>. In this case, the P0E1 pin naturally changes to output low level, but the value of the port register changes so that pin P0E0, which should output high level, also outputs low level. This result comes about because the CLR1 P0E1 instruction is executed not on the port register, but on the state of the pins.

To avoid this phenomenon, use a MOV or other instruction to set the state of all the pins, not just the pins that are to be changed. In this example, to set just the P0E1 pin to a low level, you can use the MOV 6FH, \#1101 instruction, and the problem will not occur.

For the same reason, when using port 0E for mixed input and output, be sure to put the pins that are being used for input into input mode ( $\mathrm{POEBIO}=0$ ).

Figure 12-1. Changes in Port Register Due to Execution of the CLR1 P0E1 Instruction
<1> Before executing instructions

|  | $\mathrm{POE}_{3}$ | $\mathrm{POE}_{2}$ | POE $_{1}$ | P0E $_{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Port register | Does not exist |  | 1 | 1 |
| Microcomputer state | - | - | $H$ output | H output |
| Pin state | - | - | $H$ | $L$ (forced) |


$H$ : high level $L$ : low level

### 12.7 PORT CONTROL REGISTER

### 12.7.1 Input/Output Switching by Group I/O

Ports which switch input/output in units of four bits are called group I/O. Port OB is used as group I/O. The register shown in the figure below is used for input/output switching.

Figure 12-2. Input/Output Switching by Group I/O


### 12.7.2 Input/Output Switching by Bit I/O

Ports which switch input/output bit-by-bit are called bit I/O. Port OA, port OC, port OD, and port OE are used as bit I/O. The register shown in the figure below is used for input/output switching.

Figure 12-3. Bit I/O Port Control Register (1/4)


Figure 12-3. Bit I/O Port Control Register (2/4)


Figure 12-3. Bit I/O Port Control Register (3/4)


Figure 12-3. Bit I/O Port Control Register (4/4)


## CHAPTER 13 PERIPHERAL HARDWARE

### 13.1 8-BIT TIMER COUNTER (TM)

The $\mu$ PD17120 subseries contains an 8 -bit timer counter system. Control of the 8 -bit timer counter is performed through hardware manipulation using the PUT/GET instruction or through register manipulation on the register file using the PEEK/POKE instruction.

### 13.1.1 8-Bit Timer Counter Configuration

Figure 13-1 shows the configuration of the 8-bit timer counter. The 8-bit timer counter consists of the comparator, which compares the 8 -bit count register, 8 -bit modulo register, count register, and modulo register values; and the separator, which selects the count pulse.

Caution The modulo register is for writing only. The count register is for reading only.


### 13.1.2 8-bit Timer Counter Control Register

There are two types of 8-bit timer counter control registers; timer mode register and timer carry output control mode register.

Figures 13-2 and 13-3 show the configuration of 8-bit timer counter control registers.

Figure 13-2. Timer Mode Register


Remark TMRES is automatically cleared ( 0 ) when set (1).
When reading it, 0 is always read.

| TMEN | Timer Start Instruction |
| :---: | :--- |
| 0 | Stop timer counting. |
| 1 | Start timer counting. |

Remark TMEN can be used as the status flag which detects the count state of the timer ( 0 : count stop, 1 : counting).

### 13.1.3 Operation of 8-bit Timer Counters

## (1) Count Register

Count register are 8-bit up counters whose initial values are 00 H . They are incremented each time a count pulse is entered.
The counter register is initialized in the following situations:

- when the microcontroller is reset (refer to CHAPTER 6 RESET);
- when the content of the 8-bit modulo register coincides with the count register value, thus causing the comparator to generate the relevant signal; and
- when "1" is written in the TMRES of the register file.


## (2) Modulo register

The modulo registers determine the count value of count register. They are initialized to FFH. A value is set in a modulo register via the data buffer (DBF) using the PUT instruction.

## (3) Comparator

The comparators output match signals when the value of the count register and modulo register match and when the next count pulse is input. That is, if the value of the modulo register is initial value FFH, the comparator outputs a match signal when 256 is counted.
The match signal from the comparator clears the contents of the count register to 0 and automatically sets the interrupt request flag (IRQTM) to 1. At this time interrupt handling occurs if the El instruction (interrupt acceptance enable instruction) is executed and also the interrupt enable flag (IPTM) is set. When an interrupt is accepted, the interrupt request flag (IRQTM) is set to 0 and program control transfers to the interrupt handling routine.

### 13.1.4 Selecting Count Pulse

A count pulse is selected with TMCK0 or TMCK1.
One system clock fx can be selected from four types: a 2048-count pulse, 256-count pulse, 32-count pulse, and an external count pulse input from the INT pin.

At reset, TMCK0 and TMCK1 are 0 and $\mathrm{f} \times / 256$ is selected.
At power start-up or reset, timer is used to generate stabilization wait time. For this purpose, the initial values are TMCK0 $=0$ and TMCK1 $=0$ and $\mathrm{fx} / 256$ is selected. Since the initial value is set to TMEN=1, the system starts at address 0000 H after 8 ms after reset at $\mathrm{f} x=8 \mathrm{MHz}(32 \mathrm{~ms}$ at $\mathrm{f} x=2 \mathrm{MHz}$ ). (Refer to CHAPTER 16 RESET.)

### 13.1.5 Setting a Count Value in Modulo Register and Calculation Method

 Count value is set in the module register via the data buffer (DBF).(1) Setting the count value in modulo register

A count value is set in the modulo register via the data buffer using the PUT instruction. The peripheral address of the modulo register is 03 H .
When a value is sent by the PUT instruction, data in the eight low-order bits (DBF1 and DBFO) of data buffer is sent to the modulo register. Figure 13-3 shows an example of count value setting.

Figure 13-3. Setting the Count Value in a Modulo Register

Example of setting count value $\mathbf{6 4 H}$ in timer modulo register

| CONTDATL | DAT 4 H | ; CONTDATL is assigned to 4 H using the symbol definition instruction. |
| :--- | :--- | :--- | :--- |
| CONTDATH | DAT 6 H | ; CONTDATH is assigned to 6 H using the symbol definition instruction. |
|  | MOV DBF0, \#CONTDATL; |  |
|  | MOV DBF1, \#CONTDATH; |  |
|  | PUT TMM, DBF | ; The value is transferred with reserved word TMM. |


| Data Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DBF3 |  |  |  | DBF2 |  |  |  | DBF1 |  |  |  | DBF0 |  |  |  |
| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ |  | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| Don't care |  |  |  | Don't care |  |  |  | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |  |  | 8-bit data |  |  |  |  |  |  |  |


| TMM (Peripheral Address 03H) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{b}_{7}$ | $\mathrm{~b}_{6}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

Caution The range of values that can be set in the module register is 01 H to FFH . If $\mathbf{0 0 H}$ is set, normal counting operation is not performed.

The modulo register is for writing only. If is not possible to read a value from the modulo register. Neither is it possible, while the 8-bit timer counter is in operation, to stop the counting operation even by executing the PUT TMM and DBF instructions.

## (2) Calculation method of count value

The time interval of the identity signal being emitted from the comparator is determined by the value that is set in the modulo register. The formula for finding the value N of the modulo register from the time interval T [sec] is shown below:
$T=\frac{N+1}{f C P}=(N+1) \times T_{C P}$
$N=T \times f C P-1$ or $N=\frac{T}{T_{C P}}-1(N=1$ to 255$)$
fcp : Count pulse's frequency [ Hz ]
TCP : Count pulse's frequency [sec] (1/fcp = resolution)
(3) Calculation example and program example when calculating count value by interval time

- Example of assuming 7 ms as interval time for timer (System clock: $\mathrm{fx}=8 \mathrm{MHz}$ )

Assuming 7 ms as interval time, it is impossible to set 7 ms interval time from the resolution of the timer. Therefore, count value should be calculated by selecting the source clock the resolution of which is maximum ( $\mathrm{fx} / 256$, resolution: $32 \mu \mathrm{~s}$ ) to set the nearest interval time.

Example $\mathrm{t}=7 \mathrm{~ms}$, resolution: $32 \mu \mathrm{~s}$

$$
\begin{aligned}
N & =\frac{t}{(\text { Resolution) }}-1 \\
& =\frac{7 \times 10^{-3}}{32 \times 10^{-5}}-1 \\
& =217.75=218(: \text { DAH })
\end{aligned}
$$

The value of modulo register the interval time of which becomes nearest to 7 ms is DAH, and the interval time at that time becomes 7.008 ms .

| (Program example) |  |  |  |
| :--- | :--- | :--- | :--- |
| MOV | DBF0, | \#OAH | ; Stores DAH to DBF by using |
| MOV | DBF1, | \#ODH | ; reserved words "DBF0" and "DBF1" |
| PUT | TMM, | DBF | ; Transfers the contents of DBF by using reserved word "TMM" |

INITFLG TMEN, TMRES, NOT TMCK1, NOT TMCKO
; Sets TMEN and TMRES by using built-in macro instruction "INITFLG".
; Sets source clock of timer to "fx/256", and starts counting.

### 13.1.6 Margin of Error of Interval Time

It is possible for the interval time to generate a margin of error of up to -1.5 counts. Be careful if set value of the modulo register is small.

## (1) Error (up to $\mathbf{- 1}$ count) when the count register is cleared to $\mathbf{0}$ during counting

The count register of the 8 -bit timer counter is cleared to 0 by setting (to 1) the TMRES flag. However, the scaler for generating the count pulse from the system clock is not reset.
Therefore, if, during counting, the TMRES flag is set (to 1 ) to clear the count to 0 , an error margin of one cycle of the count pulse is generated in the timing of the first count. A count example when setting the modulo register to 2 is shown below:

Figure 13-4. Error in Zero-Clearing the Count Register during Counting


In the example above, the identity signal is generated every three counts. However, only for the first time after the count is cleared, the identity signal is generated for the minimal 2 counts.
The above error occurs not only when TMEN $=1 \leftarrow 0$ but when TMRES $\leftarrow 1$.

## (2) Error in Starting Counting from the Count Halt State

The count register of the 8-bit timer counter is cleared to zero by setting (to 1) the TMRES flag; however, the scaler for generating the count pulse from the system clock is not reset. When the TMEN flag is set (to 1) to start the counting from the count halt status, the timing of the first count varies as follows depending on whether the count pulse is started from the low level or from the high level.

When started from the high level: the next rising edge is the first count
When started from the low level: the count starting point is the first count

Therefore, only the first count after the counting is started generates an error of -0.5 to -1.5 counts during the time until the identity signal is issued. An example of counting when 1 is set for the modulo register is shown below.

Figure 13-5. Error in Starting Counting from the Count Halt State
(a) When the count pulse is stated from the high level (error: $\mathbf{- 0 . 5}$ to $\mathbf{- 1}$ count)

(b) When the count pulse is started from the low level (error: $\mathbf{- 1}$ to $\mathbf{- 1 . 5}$ counts)


In the example above, the identity signal is generated every 2 counts; however, only for the first count, the identity signal is issued for 1.5 counts maximum and for 0.5 count minimum (error: -0.5 to -1.5 counts). As the timer is in use even for generation of the oscillation stability wait time, the error margin above occurs even to this oscillation stability wait time.

### 13.1.7 Reading Count Register Values

## (1) Reading Counter values

The counter values of count register are read at the same time via DBF (data buffer) using the GET instruction. The count register values of timer are assigned to peripheral address 02 H .
Count register values of timer can be read into DBF by using the GET instruction. During execution of the GET instruction, timer count register stops count operation and a count value is retained. When a count pulse enters the timer in use during execution of the GET instruction, the count is retained.
After execution of the GET instruction, the count register increments by one and continues counting.
The scheme prevents miscounting as long as two or more count pulses are not input in one instruction cycle, even when the GET instruction is executed during timer operation.

Figure 13-6. Reading 8-Bit Counter Count Values

The timer counter value is FOH .
GET DBF, TMC; Example of using reserved words DBF and TMC

| Data Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DBF3 |  |  |  | DBF2 |  |  |  | DBF1 |  |  |  | DBFO |  |  |  |
| $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3} \quad \mathrm{~b} 2$ |  | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| Retained |  |  |  | Retained |  |  |  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |



## (2) Program example

- Measuring pulse width input from INT pin (system clock: fx=8 MHz)

The following is an example of measuring generation interval of external interrupt from INT pin by using timer. At this time the pulse width from INT pin should be within the count-up time of timer.
(Program example)

| CNTTMH | MEM | 0.30 H | ; Symbol definition of save area of count value |
| :--- | :--- | :--- | :--- |
| CNTTML | MEM | 0.31 H | $;$ |
|  | ORG | 00 H | ; Specifies vector address of interrupt |
|  | BR | MAIN | $;$ |
|  | ORG | 03 H | $;$ |
|  | BR | INTJOB | $;$ |

INITIAL:
INITFLG IP, NOT IPTM, NOT IPSIO
; Prohibits interrupts other than external interrupt

|  | INITFLG | NOT IEGMD1, IE |  |
| :---: | :---: | :---: | :---: |
|  |  |  | ; Sets input from INT pin to falling edge |
|  | CLR1 | IRO | ; Clears interrupt request signal from INT pin |
|  | INITFLG | TMEM, TMRES, | TMCK1, TMCK0 |
|  |  |  | ; Sets source clock of timer to "fx/32" |
|  |  |  | ; Clears timer count register and IRQTM, |
|  | El |  |  |
| LOOP: |  |  |  |
|  | BR | LOOP |  |
|  | BR | TMRESTART |  |
| INTJOB: |  |  | ; Vector interrupt becomes interrupt prohibit |
|  | GET | DBF, TMC | ; state automatically immediately after accepting ; interrupt |
|  | MOV | RPH, \#.DM. (CNT | SHR 7) AND 0EH |
|  |  |  | ; Sets general register pointer by using <br> ; symbol-defined "CNTTMH" and "CNTTML" |
|  |  |  |  |
|  | AND | RPL, \#0001B | ; |
|  | OR | RPL, \# .DM. (CN | SHR 3) AND OEH |
|  |  |  | ; At this time, BCD flag retains the previous state |
|  | LD | CNTTMH, DBF1 | ; Stores count value to count save area |
|  | LD | CNTTML, DBF0 | ; |
|  | El |  | ; Makes interrupt permit state when executing <br> - main processing program |
|  | RETI |  | ; Returns to main processing program |

### 13.1.8 Timer Output

The $\mathrm{POD}_{3} /$ TMOUT pin functions as a timer match signal output pin when the TMOSEL flag is set to 1 . The PODBIO3 value has nothing to do with this setting.

Timer contains a match signal output flip-flop. It reverses the output each time the comparator outputs a match signal. When the TMOSEL flag is set to 1 , the contents of this flip-flop are output to the $\mathrm{POD} / \overline{\mathrm{TMOUT}}$ pin.

The $\mathrm{POD}_{3} / \overline{\mathrm{TMOUT}}$ pin is an N -ch open-drain output pin. The mask option enables this pin to contain a pull-up resistor. If this pin does not contain a pull-up resistor, its initial status is high impedance.

An internal timer output flip-flop starts operating when TMEN is set to 1 . To make the flip-flop start output beginning at an initial value, set 1 in TMRES and reset the flip-flop.

Remark The $\mu$ PD17P132 and 17P133 have no mask option resistor.

Figure 13-7. Timer Output Control Mode Register

| RF: 12 H |  |  |  |  | Read=R, write=W |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
|  | 0 | 0 | 0 | TMOSEL |  |  |
| Read/write | R/W |  |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |  |
|  |  |  |  |  | TMOSEL | Timer Output Control |
|  |  |  |  |  | 0 | $\mathrm{POD}_{3} /$ TMOUT pin functions as port. |
|  |  |  |  |  | 1 | $\mathrm{POD}_{3} /$ TMOUT pin functions as timer match signal output. |

### 13.1.9 Timer Resolution and Maximum Setting Time

Table 13-1 shows the timer resolution in each source clock and maximum setting time.

Table 13-1. Timer Resolution and Maximum Setting Time

| System Clock | Mode Register |  | Timer |  |
| :---: | :---: | :---: | :---: | :---: |
|  | TMCK1 | TMCKO | Resolution | Maximum Setting Time |
| At 8 MHz Note1 | 0 | 0 | $32 \mu \mathrm{~s}$ | 8.192 ms |
|  | 0 | 1 | $4 \mu \mathrm{~s}$ | 1.024 ms |
|  | 1 | 0 | $256 \mu \mathrm{~s}$ | 65.536 ms |
|  | 1 | 1 | INT pin Note 2 |  |
| At 4.19 MHz Note1 | 0 | 0 | approx. $61.1 \mu$ s | approx. 15.6 ms |
|  | 0 | 1 | approx. $7.64 \mu$ s | approx. 1.9 ms |
|  | 1 | 0 | approx. $489 \mu$ s | approx. 125 ms |
|  | 1 | 1 | INT pin Note 2 |  |
| At 2 MHz | 0 | 0 | $128 \mu \mathrm{~s}$ | 32.768 ms |
|  | 0 | 1 | $16 \mu \mathrm{~s}$ | 4.096 ms |
|  | 1 | 0 | 1.024 ms | 262.144 ms |
|  | 1 | 1 | INT pin Note 2 |  |
| At 500 kHz | 0 | 0 | $512 \mu \mathrm{~s}$ | 131.072 ms |
|  | 0 | 1 | $64 \mu \mathrm{~s}$ | 16.384 ms |
|  | 1 | 0 | 4.096 ms | 1.048576 s |
|  | 1 | 1 | INT pin Note 2 |  |

Notes 1. The guaranteed frequency range of oscillation for the $\mu \mathrm{PD} 17120 / 17132 / 17 \mathrm{P} 132$ is $\mathrm{fcc}=400 \mathrm{kHz}$ to 2.4 MHz .
2. High/low level width of INT pin is $10 \mu \mathrm{~s}(\mathrm{MIN}$.$) when \mathrm{V} D \mathrm{D}=4.5$ to 5.5 V , and $50 \mu \mathrm{~s}(\mathrm{MIN}$.$) when \mathrm{V} D \mathrm{D}=2.7$ to 5.5 V . Refer to Data Sheet for detailed information.

### 13.2 COMPARATOR ( $\mu$ PD17132, 17133, 17P132, AND 17P133 ONLY)

The comparator of the $\mu$ PD17132, 17133, 17P132, and 17P133 compares the analog input (Cino to Cin3) and reference voltage (external: 1 type, internal: 15 types) and stores the comparison result to CMPRSLT (RF: 1EH, bit 0).

The comparator can also be used as a 4-bit A/D converter by software using 15 types of internal reference voltage.

### 13.2.1 Configuration of Comparator

Figure 13-8. Configuration of Comparator


Remark The sampling time of an analog input is as follows:
$\mu \mathrm{PD} 17132,17 \mathrm{P} 132: \quad 8 / \mathrm{fcc}(4 \mu \mathrm{~s}$, at 2 MHz$)$
$\mu \mathrm{PD} 17133,17 \mathrm{P} 133: \quad 28 / \mathrm{fx}(3.5 \mu \mathrm{~s}$, at 8 MHz$)$

### 13.2.2 Functions of Comparator

The comparator has a 4-channel analog input.
Concerning the pins used as analog input of the comparator, set 1 to $\mathrm{POCnIDI}(\mathrm{n}=0$ to 3 ) at initial setting of the program (refer to CHAPTER 12 PORTS).

One of analog inputs (Cino to Cin 3 ) can be selected by the comparator input channel selection flag (CMPCH1, CMPCH0 RF: 1 CH , bits 1 and 0 ). One of the 16 types of reference voltages (external: 1, internal: 15) can be selected by the comparator reference voltage selection flag (CMPVREF0 to CMPVREF3 RF: 1DH).

After setting the comparator start flag to 1 (CMPSTRT RF: 1EH, bit 1), comparison takes 2 instruction execution cycles in the $\mu \mathrm{PD} 17132$ and 17P132, and 6 cycles in the $\mu \mathrm{PD} 17133$ and 17P133.

A comparison result is stored to the comparator comparison result flag (CMPRSLT RF: 1EH, bit 0).
Whether the comparator is operating or comparison is completed can be known by reading comparator start flag.

CMPSTRT $=1 \ldots$ Comparator is operating (during analog voltage comparison)
CMPSTRT $=0 \ldots$ Comparator is stopped (comparison is completed)

When comparing comparator analog voltage (CMPSTRT=1), manipulating comparator input channel selection flag (CMPCH1 CMPCH0) or comparator reference voltage selection flag (CMPVREF0 to CMPVREF3) is ignored and the data in these registers remain unchanged. Therefore, changing comparator operation modes are disabled.

CMPSTRT is cleared only when the voltage comparison operation of comparator is completed or when STOP instruction is executed.

## Caution When using the standby function, be sure to wait for the comparator operation to stop before executing a standby instruction (HALT/STOP). If a STOP or HALT instruction is executed while the comparator is in operation, the comparator operation is halted. If the internal reference voltage has been selected at this time, current will keep flowing into the internal resistor ladder, thus resulting in increased current consumption during standby mode.

Comparator input channel selection register, reference voltage selection register, and comparator operation control register are shown in the Figures 13-9, 13-10, and 13-11, respectively.

Figure 13-9. Comparator Input Channel Selection Register

| RF: 1 CH |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |
|  | 0 | 0 | CMPCH1 | CMPCHO |  |  |  |
| Read/write | R/W |  |  |  | Read $=$ | =R, write $=$ |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |  |  |
|  |  |  |  |  | CMPCH1 | CMPCHO | Comparator Input Channel Selection |
|  |  |  |  |  | 0 | 0 | Select Cino |
|  |  |  |  |  | 0 | 1 | Select Cin 1 |
|  |  |  |  |  | 1 | 0 | Select Cin2 |
|  |  |  |  |  | 1 | 1 | Select Cin3 |

Figure 13-10. Reference Voltage Selection Register


Read $=R$, write $=W$

| CMPVREF3 | CMPVREF2 | CMPVREF1 | CMPVREFO | Selected Reference Voltage |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Voltage applied to V ${ }_{\text {ref }}$ pin |
| 0 | 0 | 0 | 1 | 1/16 VDD |
| 0 | 0 | 1 | 0 | 2/16 VDD (1/8 VDD) |
| 0 | 0 | 1 | 1 | 3/16 VDD |
| 0 | 1 | 0 | 0 | 4/16 VDD (1/4 VDD) |
| 0 | 1 | 0 | 1 | 5/16 VDD |
| 0 | 1 | 1 | 0 | 6/16 VDD (3/8 VDD) |
| 0 | 1 | 1 | 1 | 7/16 VDD |
| 1 | 0 | 0 | 0 | 8/16 Vdd (1/2 Vdd) |
| 1 | 0 | 0 | 1 | 9/16 VDD |
| 1 | 0 | 1 | 0 | 10/16 VDD (5/8 VDD) |
| 1 | 0 | 1 | 1 | 11/16 VDD |
| 1 | 1 | 0 | 0 | 12/16 VDD (3/4 VDD) |
| 1 | 1 | 0 | 1 | 13/16 VDD |
| 1 | 1 | 1 | 0 | 14/16 VDD (7/8 VDD) |
| 1 | 1 | 1 | 1 | 15/16 VDD |

## Caution When CMPSTRT =1, a write instruction to this register is ignored (the data in the register remains unchanged).

Figure 13-11. Comparator Operation Control Register

| RF: 1EH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | 0 | CMPSTRT | CMPRSLT |
| Read/write | R/W |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 1 |

Read $=\mathrm{R}$, write $=\mathrm{W}$

| CMPRSLT | Comparator Operation Comparison Result |
| :---: | :--- |
| 0 | When the voltage from analog input (Cino to Cin3) is lower <br> than the external/internal reference voltage |
| 1 | When the voltage from analog input (Cino to Cin3) is <br> higher than the external/internal reference voltage |


| CMPSTRT | Comparator Operation Check (at Reading) |
| :---: | :--- |
| 0 | During comparator operation is stopped or comparator voltage <br> comparison operation is completed |
| 1 | During comparator is operating |

Remark CMPSTRT is cleared to 0 only when the comparator voltage comparison operation is completed or STOP instruction is executed.

| CMPSTRT | Comparator Operation Start (at Writing) |
| :---: | :--- |
| 0 | Invalid |
| 1 | Start comparator operation |

### 13.3 SERIAL INTERFACE (SIO)

The serial interfaces of the $\mu$ PD17120 subseries consists of a shift register (SIOSFR, 8 bits), serial mode register, and serial clock counter. It is used for serial data input/output.

### 13.3.1 Functions of the Serial Interface

This serial interface provides three signal lines: serial clock input pin ( $\overline{\mathrm{SCK}}$ ), serial data output pin (SO), and serial data input pin (SI). It allows 8 bits to be sent or received in synchronization with clocks. It can be connected to peripheral input/output devices using any method with a mode compatible to that used by the $\mu$ PD7500 or 75X series.

## (1) Serial clock

Three types of internal clocks and one type of external clock can be selected. If an internal clock is selected as a serial clock, it is automatically output to the PODo/SCK pin.

Table 13-2. List of Serial Clock

| SIOCK1 | SIOCK0 | Serial clock to be selected |
| :---: | :---: | :--- |
| 0 | 0 | External clock from the $\overline{\text { SCK }}$ pin |
| 0 | 1 | $\mathrm{fx} / 16$ |
| 1 | 0 | $\mathrm{fx} / 128$ |
| 1 | 1 | $\mathrm{fx} / 1024$ |

## (2) Transmission operation

By setting (to 1) SIOEN, each pin of port OD (PODo/SCK, POD $1 / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}$ ) functions as a pin for serial interfacing. At this time, if SIOTS is set (to 1), the operation is started synchronously with the falling edge of the serial clock. Also, setting SIOTS will result in automatically clearing IROSIO.
The transfer is started from the most significant bit of the shift register synchronously with the falling edge of the serial clock. And, the information on the SI pin is stored in the shift register from the most significant bit, synchronously with the rising edge of the clock.
If the 8-bit data transfer is terminated, SIOTS is automatically cleared and IROSIO is set.

Remark Serial transmission starts only from the most significant bit of the shift register contents. It is not possible to transmit from the least significant bit. SI pin status is always stored in the shift register in synchronization with the rising edge of the serial clock.

Figure 13-12. Block Diagram of the Serial Interface


Note The output latch of the shift register is common with the output latch of POD1. Therefore, if an output instruction is executed for POD 1 , the output latch state of the shift register is also changed.

### 13.3.2 3-wire Serial Interface Operation Modes

Two modes can be used for the serial interface. If the serial interface function is selected, the POD2/SI pin always takes in data in synchronization with the serial clock.

- 8-bit send/receive mode (concurrent send/receive)
- 8-bit receive mode (SO pin: high-impedance state)

Table 13-3. Serial Interface's Operation Mode

| SIOEN | SIOHIZ | $\mathrm{POD}_{2} /$ SI pin | $\mathrm{POD}_{1} /$ SO pin | Serial Interface Operation Mode |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | SI | SO | 8-bit send/receive mode |
| 1 | 1 | SI | $\mathrm{POD}_{1}$ (input) | 8-bit receive mode |
| 0 | $\times$ | $\mathrm{POD}_{2}$ (input/output) | $\mathrm{POD}_{1}$ (input/output) | General-purpose port mode |

$\times$ : Don't care

## (1) 8-bit transmission and reception mode (simultaneous transmission and reception)

Serial data input/output is controlled by a serial clock. The MSB of the shift register is output from the SO line with a falling edge of the serial clock ( $\overline{\mathrm{SCK}}$ ). The contents of the shift register is shifted one bit and at the same time, data on the SI line is loaded into the LSB of the shift register.
The serial clock counter counts serial clock pulses. Every time it counts eight clocks, the interrupt request flag is set $(I R Q S I O \leftarrow 1)$.

Figure 13-13. Timing of 8-Bit Transmission and Reception Mode (Simultaneous Transmission Reception)


Remark DIn : Serial input data
DOn : Serial output data
(2) 8-bit receive mode (SO pin: high impedance state)

When $\mathrm{SIOHIZ}=1$, the $\mathrm{POD}_{1} / \mathrm{SO}$ pin is placed in the high-impedance state. At this time, if " 1 " is written into SIOTS to start supply of the serial clock, the serial interface operates only the receiving function.
Because the POD1/SO pin is placed in the high-impedance state, it can be used as an input port (POD1).

Figure 13-14. Timing of the 8 -Bit Reception Mode


Remark DIn: Serial input data

## (3) Operation stop mode

If the value in SIOTS (RF: address 1 AH , bit 3) is 0 , the serial interface enters operation stop mode. In this mode, no serial transfer occurs.
In this mode, the shift register does not perform shifting and can be used as an ordinary 8-bit register.

Figure 13-15. Serial Interface Control Register (1/2)

| RF: 1AH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | SIOTS | SIOHIZ | SIOCK1 | SIOCK0 |  |
| Read/write | R/W |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |


| SIOCK1 | SIOCK0 | Serial Clock Selection |
| :---: | :---: | :--- |
| 0 | 0 | External clock ( $\overline{\text { SCK }}$ pin) |
| 0 | 1 | $\mathrm{fx} / 16$ |
| 1 | 0 | $\mathrm{fx} / 128$ |
| 1 | 1 | $\mathrm{fx} / 1024$ |


| SIOHIZ | Function Selection of the POD $_{1} /$ SO pin |
| :---: | :--- |
| 0 | Serial data output (SO pin) |
| 1 | Input port (POD pin) |


|  | SIOTS |
| :---: | :--- | | Confirmation of Shift Register Operation Status |
| :--- |
| (at Reading) |.


| SIOTS | Start and Stop of Serial Transmission (at Writing) |
| :---: | :--- |
| 0 | Forced termination of the shift register. <br> Disables intermediate restart. |
| Start of shift register operation <br> - At internal clock selection <br> Starts operating internal devided signal of a <br> system clock (fx) as a serial clock <br> - At external clock selection <br> Starts operation in synchronization with an $\overline{\text { SCK }}$ <br> pin falling edge. |  |

Remark SIOTS is automatically cleared to 0 when serial transmission is completed.

Figure 13-15. Serial Interface Control Register (2/2)


Remark Refer to CHAPTER 12 PORTS

### 13.3.3 Setting Values in the Shift Register

Values are set in the shift register via the data buffer (DBF) using the PUT instruction.
The peripheral address of the shift register is 01 H . When sending a value to the shift register using the PUT instruction, only the low-order eight bits (DBF1, DBF0) of DBF are valid. The DBF3 and DBF2 values do not affect the shift register.

Figure 13-16. Setting a Value in the Shift Register

Example of setting value $\mathbf{6 4 H}$ in the shift register

| SIODATL | DAT | 4 H | ; SIODATL is assigned to 4 H using symbol definition. |
| :--- | :--- | :--- | :--- |
| SIODATH | DAT | 6 H | ; SIODATH is assigned to 6 H using symbol definition. |
|  | MOV | DBFO, \#SIODATL | $;$ |
|  | MOV | DBF1, \#SIODATH | $;$ |
|  | PUT | SIOSFR, DBF | ; Value is transmitted using reserved word SIOSFR. |



### 13.3.4 Reading Values from the Shift Register

A value is read from the shift register via the data buffer (DBF) using the GET instruction. The shift register has peripheral address 01H and only the eight low-order bits (DBF1, DBF0) are valid. Executing the GET instruction does not affect the eight high-order bits of DBF.

Figure 13-17. Reading a Value from the Shift Register

GET DBF, SIOSFR; Example of using reserved words DBF and SIOSFR


### 13.3.5 Program Example of Serial Interface

## (1) Program example of data transmission/reception by 8-bit transmission/reception mode (synchronous transmission/reception)

This program executes data transmission/reception synchronizing with $\mathrm{fx} / 128$. Judgment of finishing serial data transmission/reception is executed by checking interrupt request flag.

## Example

MAIN:

CALL SIOJOB

BR MAIN
SIOJOB:
DI ; Prohibits interrupt in SIOJOB

| CLR1 | IRQSIO | ; Clears interrupt request flag of SIO |
| :--- | :--- | :--- |
| SET1 | SIOEN | ; Enables SIO |
| MOV | DBF0, \#SIODATL | ; Sets transmitted data |
| MOV | DBF1,\#SIODATH |  |
| PUT | SIOSFR, DBF |  |
| INITFLG | SIOTS, NOT SIOHIZ, SIOCK1, NOT SIOCKO |  |

; Sets serial clock to "fx/128", starts shift
; register operation, and outputs serial data
LOOP:
SKT1 IRQSIO ; Transmission/reception finish judgment

BR LOOP ; Waits finishing transmission/reception
GET DBF, SIOSFR ; Reads reception data
El ; Permits interrupt and returns to main processing
RET

## (2) Program example of data reception by 8-bit reception mode

This program executes data reception synchronizing with external clock, and reads reception data by using interrupt processing.

## Example

| SIODATH | MEM | 0.50 H |
| :--- | :--- | :--- |
| SIODATL | MEM | 0.51 H |
|  | ORG | 0 H |
|  | BR | SIO_INIT |
|  | ORG | 01 H |
|  | BR | SIOJOB |

SIO_INIT:
MOV SIODATH, \#OH
MOV SIODATL, \#OH
CLR1 IRQSIO ; Clears interrupt request flag of SIO
SET1 SIOEN ; Enables SIO
INITFLG SIOTS, SIOHIZ, NOT SIOCK1, NOT SIOCK0
; Sets serial clock to external clock, starts receiving
; serial data, and sets POD1/SO pins to input port
; (output high impedance)
El ; Permits all interrupts
; Main processing
MAIN:

| CALL | $\times \times J O B$ <br> CALL <br>  <br> $\vdots \times J O B$ |
| :---: | :--- |
| BR |  |
| SIOJOB: |  |
| GET | DBF, SIOSFR |
| MOV | RPH, \#0000B |
| MOV | RPL, \#1010B |
| LD | SIODATH, DBF1 |

## CHAPTER 14 INTERRUPT FUNCTIONS

The $\mu$ PD17120 subseries has two internal interrupt functions and one external interrupt function. It can be used in various applications.

The interrupt control circuit of this product has the features listed below. This circuit enables very high-speed interrupt handling.
(a) Used to determine whether an interrupt can be accepted with the interrupt mask enable flag (INTE) and interrupt enable flag (IP×XX).
(b) The interrupt request flag (IRQxxx) can be tested or cleared. (Interrupt generation can be checked by software).
(c) Standby mode (STOP, HALT) can be released by an interrupt request. (Release source can be selected by the interrupt enable flag.)

Cautions 1. In interrupt handling, the BCD, CMP, CY, Z, and IXE flags are saved in the stack automatically by the hardware for one level of multiple interrupts. The DBF and WR are not saved by the hardware when peripheral hardware such as the timers or serial interface is accessed in interrupt handling. It is recommended that the DBF and WR be saved in RAM by the software at the beginning of interrupt handling. Saved data can be loaded back into the DBF and WR immediately before the end of interrupt handling.
2. Because the interrupt stack is only one level, multi-interrupt by hardware cannot be executed. If the interrupt over one level is accepted, the first data is lost.

### 14.1 INTERRUPT SOURCES AND VECTOR ADDRESS

For every interrupt in the $\mu$ PD17120 subseries, when the interrupt is accepted, a branch occurs to the vector address associated with the interrupt source. This method is called the vectored interrupt method. Table 14-1 lists the interrupt sources and vector addresses.

If two or more interrupt requests occur or the retained interrupt requests are enabled at the same time, they are handled according to priorities shown in Table 14-1.

Table 14-1. Interrupt Source Types

| Interrupt Source | Priority | Vector <br> Address | IRQ Flag | IP Flag | IEG Flag | Internal/ <br> External | Remarks |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| INT pin (RF: OFH, bit 0) | 1 | 0003 H | IRQ <br> RF: 3FH, <br> bit 0 | IP <br> RF: 2FH, <br> bit 0 | IEGMD0, 1 <br> RF: 1FH | External | Rising edge or falling <br> Edge can be selected. |
| Timer | 2 | 0002 H | IRQTM <br> RF: 3EH, <br> bit 0 | IPTM <br> RF: 2FH, <br> bit 1 | - | Internal |  |
| SIO | 3 | 0001 H | IRQSIO <br> RF: 3DH, <br> bit 0 | IPSIO <br> RF: 2FH, <br> bit 2 | - | Internal |  |

### 14.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT

The flags of the interrupt control circuit are explained below.

### 14.2.1 Interrupt Request Flag (IRO $x \times x$ ) and the Interrupt Enable Flag (IP $\times x \times$ )

The interrupt request flag (IRQxxx) is set to 1 when an interrupt request occurs. When interrupt handling is executed, the flag is automatically cleared to 0 .

An interrupt enable flag (IPXXX) is provided for each interrupt request flag. If the flag is 1 , an interrupt is enabled. If it is 0 , the interrupt is disabled.

### 14.2.2 EI/DI Instruction

The EI/DI instruction is used to determine whether an accepted interrupt is to be executed.
If the El instruction is executed, INTE for enabling interrupt reception is set. Since the INTE flag is not registered in the register file, flag status cannot be checked by instructions.

The DI instruction clears the INTE flag to 0 and disables all interrupts.
At reset the INTE flag is cleared to 0 and all interrupts are disabled.

Table 14-2. Interrupt Request Flag and Interrupt Enable Flag

| Interrupt <br> Request Flag | Signal for Setting the Interrupt Request Flag | Interrupt <br> Enagle Flag |
| :--- | :--- | :--- |
| IRQ | Set by edge detection of an INT pin input signal. <br> A detection edge is selected by IEGMDO or <br> IEGMD1. | IP |
| IRQTM | Set by a match signal from timer. | IPTM |
| IRQSIO | Set by a serial data transmission end signal from <br> the serial interface. | IPSIO |

Figure 14-1. Interrupt Control Register (1/4)


Note Since the INT flags are not latched, they change all the time in response to the logical state of the pin, However, once the IRQ flag is set, it stays set until an interrupt is accepted. The POKE instruction to address OFH is invalid.


Figure 14-1. Interrupt Control Register (2/4)

| RF: 3FH |  |  |  |  | Read $=$ R, write $=W$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
|  | 0 | 0 | 0 | IRQ |  |  |
| Read/write | R/W |  |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |  |
|  |  |  |  |  | IRQ | INT Pin Interrupt Request (at Reading) |
|  |  |  |  |  | 0 | No interrupt request has been issued from the INT pin or an INT pin interrupt is being handled. |
|  |  |  |  |  | 1 | An interrupt request from the INT pin occurs or an INT pin interrupt is being held. |
|  |  |  |  |  | IRQ | INT Pin Interrupt Request (at Writing) |
|  |  |  |  |  | 0 | An interrupt request from the INT pin is forcibly released. |
|  |  |  |  |  | 1 | An interrupt request from the INT pin is forced to occur. |


| RF: 3FH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | IRQTM |  |
| Read/write | R/W |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 1 |  |

Read=R, write $=W$

| IROTM | TM Interrupt Request (at Reading) |
| :---: | :--- |
| 0 | No interrupt request has been issued from <br> timer or a timer interrupt is being handled. |
| 1 | The contents of the timer count register matches <br> that of the timer modulo register and an interrupt <br> request occurs. Or a timer interrupt request is <br> being held. |


| IRQTM | TM Interrupt Request (at Writing) |
| :---: | :---: |
| 0 | An interrupt request from timer is forcibly released. |
| 1 | An interrupt request from timer is forced to occur. |

Remark If TMRES is set to 1 , IRQTM is cleared to 0 . IROTM is cleared to 0 immediately after STOP instruction is executed.

Figure 14-1. Interrupt Control Register (3/4)

| RF: 3DH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | IRQSIO |
| Read/write | R/W |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |

Read $=$ R, write $=W$

| IRQSIO | SIO Interrupt Request (at Reding) |
| :---: | :--- |
| 0 | No interrupt request has been issued from the <br> serial interface or a serial interface interrupt is <br> being handled. |
| 1 | Serial interrupt transmission is completed and an <br> interrupt request occurs. Or, a serial interface <br> intrrupt request is being held. |


| IRQSIO | SIO Interrupt Request (at Writing) |
| :---: | :--- |
| 0 | An interrupt request from the serial interface is <br> forcibly released. |
| 1 | An interrupt request from the serial interface is <br> forced to occur. |

Figure 14-1. Interrupt Control Register (4/4)

| RF: 2FH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | 0 | IPSIO | IPTM | IP |  |
| Read/write | R/W |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |

Read $=\mathrm{R}$, write $=\mathrm{W}$

| IP | INT Pin Interrupt Enable |
| :---: | :--- |
| 0 | Disables an interrupt from the INT pin. <br> Holds interrupt handling when the IRQ flag is set <br> to 1. |
| 1 | Enables an interrupt from the INT pin. <br> Executes the El instruction. If the IRQ flag is set <br> to 1, executes interrupt handling. |


| IPTM | TM Interrupt Enable |
| :---: | :--- |
| 0 | Disables an interrupt from timer. <br> Holds an interrupt if the IRQTM flag is set to 1. |
| 1 | Enables an interrupt from timer. <br> Executed the El instruction. If the IRQTM flag is <br> set to 1, executes interrupt handling. |


| IPSIO | SIO Interrupt Enable |
| :---: | :--- |
| 0 | Disables an interrupt from serial interface. <br> Holds an interrupt if the IRQSIO flag is set to 1. |
| 1 | Enables an interrupt from serial interface. <br> Executed the EI instruction. If the IRQSIO flag is <br> set to 1, executes interrupt handling. |

### 14.3 INTERRUPT SEQUENCE

### 14.3.1 Acceptance of Interrupts

The moment an interrupt is accepted, the instruction cycle of the instruction which has been executed is terminated, and the interrupt operation is started thus altering the flow of the program to the vector address. However, if the interrupt occurs during execution of the MOVT instruction, the El instruction or an instruction which has satisfied the skip condition, the processing of this interrupt is started after two instruction cycles are completed.

If interrupt operation is started, one level of the address stack register is consumed to store the return address of the program, and also a level of the interrupt stack register is used to save the PSWORD in the system register.

If multiple interrupts are enabled and occure simultaneously, the interrupts are processed in order of higher priority. In this case, an interrupt with a lower priority is put on hold until the interrupts with higher priority are processed.

For details of the priority levels, refer to Table 14-1. Types of Interrupt Factors.

Caution The PSWORD is automatically reset to 00000 B after being saved in the interrupt stack register.

Figure 14-2. Interrupt Handling Procedure


### 14.3.2 Return from the Interrupt Routine

Execute the RETI instruction to return from the interrupt handling routine. During the RETI instruction cycle, processing in the figure below occurs.

Figure 14-3. Return from Interrupt Handling


Cautions 1. The INTE flag is not set for the RETI instruction.
Interrupt handling is completed. To handle a pending interrupt successively, execute the El instruction immediately before the RETI instruction and set the INTE flag to 1.
2. To execute the RETI instruction following the El instruction, no interrupt is accepted between El instruction execution and RETI instruction execution. This is because the El instruction sets the INTE flag to 1 after the execution of the subsequent instruction is completed.

## Example



### 14.3.3 Interrupt Acceptance Timing

Figure 14-4 shows the interrupt acceptance timing chart. The $\mu \mathrm{PD} 17120$ subseries executes an instruction with 16 clocks, which is one instruction cycle. One instruction cycle is subdivided into M0-M3 in terms of 4 clocks as a unit.

The timing of the program recognizing the interrupt occurrence coincides with the edge preceding the M2.

Figure 14-4. Interrupt Acceptance Timing Chart (when INTE=1 and IP $\times \times \times=1$ ) (1/3)
<1> When an interrupt has occurred before M2 of an instruction other than MOVT or EI

<2> When the skip condition for the skip instruction is materialized in <1>

<3> When an interrupt has occurred after M2 of an instruction other than MOVT or El


Figure 14-4. Interrupt Acceptance Timing Chart (when INTE=1,IP $\times \times \times=1$ ) (2/3)
<4> When an interrupt has occurred before M2 of a MOVT instruction

<5> When an interrupt has occurred before M2' of a MOVT instruction

<6> When an interrupt has occurred before M2 of an El instruction

<7> When an interrupt has occurred after M2 of an El instruction


Figure 14-4. Interrupt Acceptance Timing Chart (INTE=1 and IP $\times \times \times=1$ ) (3/3)
<8> When an interrupt has occurred during skipping (NOP handling) by a skip instruction


Remarks 1. The INT cycle is for preparing interrupts. During this cycle, PC and PSWORD saving and IRQ clearing are performed.
2. For execution of the MOVT instruction, two instruction cycles are exceptionally required.
3. The El instruction is considered to prevent multiple interrupts from occurring when returning from the interrupt operation.

### 14.4 PROGRAM EXAMPLE OF INTERRUPT

- Program example of contermeasure for noise reduction of external interrupt (INT pin)

This example assumes the case of assigning INT pin for key input, etc.
When taking into the microcontroller data in kind of switch such as key input processing, it takes some time for the level of input voltage to be stabilized after pushing the key or switch. Accordingly, the countermeasures for removing the noise generated by key, etc. should be executed by software.
In the following program, after generating external interrupt, the signal from INT pin becomes effective after confirming that there is not change in the level of INT pin two times in every $100 \mu \mathrm{~s}$.


```
INT_JOB:
    NOP ; Loop which executes waiting for 100 \mus at 8 MHz
    NOP ;2 
    ; (count value at WAIT)
    ADD WAITCNT,#01 ;
    SKE WAITCNT, #OAH ;
    BR INT_JOB ;
    SKF1 INT ; Check the level of INT pin
    BR KEY_OFF ; If INT pin is high level, interrupt is invalid, and returns
        ; to main processing
    SKF1 SECOND ; First wait?
    BR WAIT_END ; If it is the first time, wait again after setting SECOND.
    ; In the case of the second time, finish wait processing
    SET1 SECOND ;
    MOV WAITCNT, #0
    BR INT_JOB
WAIT_END:
    SET1 KEYON ; Judges that there is key input
    BR INT_JOB_END
KEY_OFF:
    CLR1 SECOND ; SECOND\leftarrow0
INT_JOB_END:
    MOV WAITCNT, #O
    El
    RETI
```

[MEMO]

## CHAPTER 15 STANDBY FUNCTIONS

### 15.1 OUTLINE OF STANDBY FUNCTION

The $\mu$ PD17120 subseries reduces current consumption by using a standby function. In standby mode, the series uses STOP mode or HALT mode depending on the application.

STOP mode is a mode that stops the system clock. In this mode, the CPU's current consumption is mostly limited to the leakage current. Therefore, this is useful for retaining the contents of the data memory without operating the CPU.

HALT mode is a mode that halts CPU operation because the clock supplying the CPU is stopped even when the system clock's oscillation continues. Although, compared with STOP mode, this mode does not reduce the current consumption, operation can start immediately after HALT is canceled because the system clock is oscillating. Also, in either the STOP mode or HALT mode, the status of items such as the data memory, registers, the output port's output latch, etc. immediately before being set to standby mode are retained (STOP 0000B excluded).

Therefore, before placing the system in standby mode, please set the port's status in a way that the current consumption of the whole system is reduced.

Table 15-1. States during Standby Mode

|  |  | STOP mode | HALT Mode |
| :---: | :---: | :---: | :---: |
| Instruction to set |  | STOP instruction | HALT instruction |
| Clock Oscillation Circuit |  | Oscillation stopped | Oscillation continued |
| Operation <br> Statuses | CPU | - Operation stopped |  |
|  | RAM | - Immediately-preceding status retained |  |
|  | Port | - Immediately-preceding status retained ${ }^{\text {Note } 1}$ |  |
|  | TM | - Operation stopped (The count value is reset to " 0 ".) (The count up is also disabled.) | - Operable |
|  | SIO | - Operable only when an external clock has been selected for the shift clock ${ }^{\text {Note }} 1$ | - Operable |
|  | Comparator ${ }^{\text {Note } 2}$ | - Operation stopped ${ }^{\text {Note }} 1$ | - Operation stopped (The result after resumption of the operation is "undefined".) |
|  | INT | - Operable |  |

Notes 1. At the point where STOP 0000B has been executed, the pin's status is placed in input port mode even when the pin is used with its dual function.
2. Limited to $\mu$ PD17132, 17133, 17P132, and 17P133.

## Cautions 1. Be sure to place a NOP instruction immediately before the STOP instruction or the HALT

 instruction.2. Both the interrupt request flag and the interrupt enable flag are set and are not placed in standby mode if their interruption is specified in the condition for canceling the standby mode.

### 15.2 HALT MODE

### 15.2.1 HALT Mode Setting

The system is placed in HALT mode by executing the HALT instruction. The HALT instruction's operands b3b2b1bo are the conditions for canceling HALT mode.

Table 15-2. HALT Mode Cancellation Condition

## Format: HALT b3b2b1b $b_{0}$

| Bit | Condition for Canceling HALT Mode ${ }^{\text {Note 1 }}$ |
| :--- | :--- |
| $\mathrm{b}_{3}$ | At 1, cancellation by IRQ××× is enabled. Notes 2, 4 |
| $\mathrm{b}_{2}$ | "Fixed to 0" |
| $\mathrm{b}_{1}$ | At 1, forced cancellation by IRQTM is enabled. Note 3, 4 |
| bo | "Fixed to 0" |

Notes 1. At HALT 0000B, only the resets ( $\overline{R E S E T}$ input; power-ON/power-DOWN reset) are valid.
2. It is required that $I P \times X X=1$.
3. Regardless of the PITM's state, HALT mode is canceled.
4. Even if the HALT instruction is executed when IRQ $x \times x=1$, the HALT instruction is ignored (handled as the NOP instruction) thus failing to place the system in HALT mode.

### 15.2.2 Start Address after HALT Mode is Canceled

The start address varies depending on the cancellation condition and the interrupt enable condition.

Table 15-3. Start Address After HALT Mode Cancellation

| Cancellation Condition | Start Address After Cancellation |
| :---: | :--- |
| Reset ${ }^{\text {Note 1 }}$ | Address 0 |
| IRQx× Note 2 | If DI, the start address is the one following the HALT instruction |
|  | If EI, the start address is the interrupt vector. <br> (If more than one IROxxx have been set, the start address is the interrupt <br> vector with a higher priority.) |

Notes 1. Valid resets include the $\overline{R E S E T}$ input and power-ON/power-DOWN resets.
2. Except for forced cancellation by IRQTM, it is required that $I P \times x \times=1$.

Figure 15-1. Cancellation of HALT Mode
(a) HALT cancellation by RESET input


WAIT a: This refers to the wait time until TM counts the divide-by-256 clock up to 256.
$256 \times 256 / f x$ (when approximately 32 ms and $\mathrm{f}_{\mathrm{x}}=2 \mathrm{MHz}$ )
(b) HALT cancellation by IRO $\times \times \times$ (if DI)

(c) HALT cancellation by IRO $\times \times \times$ (if EI)


### 15.2.3 HALT Setting Condition

(1) Forced cancellation by IRQTM

- The timer is in the operable state (TMEN=1)
- The timer's interrupt request flag is cleared (IRQTM=0).
(2) Cancellation by the interrupt request flag (IRO $\times \times \times$ )
- Setting in a way that places beforehand the peripheral hardware used for HALT cancellation in an operable state.

| Timer | Operable state (TMEN=1) |
| :--- | :--- |
| Serial Interface | Serial interface circuit placed in operable state (SIOTS=1, SIOEN=1) |
| INT Pin | Setting the edge selection |

- The interrupt request flag (IRQxxx) of the peripheral hardware used for HALT cancellation is cleared (to $0)$.
- The interrupt enable flag (IP $x \times x$ ) of the peripheral hardware used for HALT cancellation is set (to 1 ).

Caution Be sure to code a NOP instruction immediately before the HALT instruction. The time of one instruction is generated between the IRQ $\times \times \times$ operation instruction and the HALT instruction by coding the NOP instruction immediately before the HALT instruction. Therefore, in the case of the CLR1 IRO $\times \times \times$ instruction, for example, the clearance of the IRQ $\times \times \times$ is correctly reflected in the HALT instruction (Example 1). If a NOP instruction is not coded immediately before the HALT instruction, the CLR1 IRQ $\times \times \times$ instruction is not reflected in the HALT instruction thus failing to place the system in HALT mode (Example 2).

## Example 1. A correct program example



## 2. An incorrect program example



### 15.3 STOP MODE

### 15.3.1 STOP Mode Setting

Executing the STOP instruction places the system in STOP mode.
Operand b3b2b1bo of the STOP instruction is the condition for canceling STOP mode.

Table 15-4. STOP Mode Cancellation Condition

## Format: STOP b3b2b1boB

| Bit | STOP Mode Cancellation ConditionNote 1 |
| :--- | :--- |
| b3 $^{2}$ | At 1, this bit enables cancellation by IRQxxx. Note 2,3 |
| b2 $^{2}$ | "Fixed to 0" |
| b1 $_{1}$ | "Fixed to 0" |
| bo | "Fixed to 0" |

Notes 1. At STOP 0000B, only the resets ( $\overline{\operatorname{RESET}}$ input; power-ON/power-DOWN reset) are valid. The microcontroller is internally initialized to the state immediately following the resetting when STOP 0000B is executed.
2. It is required that $I P \times X X=1$. Cancellation by IRQTM is not possible.
3. Even if the STOP instruction is executed when $\operatorname{IRO} X X X=1$, the STOP instruction is ignored (handled as a NOP instruction) thus failing to place the system in STOP mode.

### 15.3.2 Start Address after STOP Mode Cancellation

The start address varies depending on the cancellation condition and the interrupt enable condition.

Table 15-5. Start Address After STOP Mode Cancellation

| Cancellation Condition | Start Address after Cancellation |
| :---: | :--- |
| ResetNote 1 | Address 0 |
| IRQ××× Note 2 | If DI, the start address is the one following the STOP instruction |
|  | If EI, the start address is the interrupt vector. <br> (If more than one IRQ $\times \times \times$ have been set, the start address is the interrupt <br> vector with highest priority.) |

Notes 1. Valid resets include the RESET input and power-ON/power-DOWN resets.
2. It is required that $\operatorname{IP} \times X \times=1$. Cancellation by IRQTM is not possible.

Figure 15-2. Cancellation of STOP Mode
(a) STOP cancellation by RESET input


WAIT b: This refers to the wait time until TM counts the divide-by-256 clock up to 256.
$256 \times 256 / \mathrm{fx}+\alpha$ (when approximately $32 \mathrm{~ms}+\alpha$ and $\mathrm{fx}=2 \mathrm{MHz}$ )
$\alpha$ : Oscillation growth time (Varies depending on the resonator)
(b) STOP cancellation by IRO $\times \times \times$ (if DI)


WAIT c: This refers to the wait time until TM counts the divide-by-m clock up to $(\mathrm{n}+1)$. $(n+1) \times m / f x+\alpha$ ( $n$ and $m$ : values immediately before the system is placed in STOP mode)
$\alpha$ : Oscillation growth time (Varies depending on the resonator)
(c) STOP cancellation by IRO $\times \times \times$ (if EI)


WAIT c: This refers to the wait time until TM counts the divide-by-m clock up to $(n+1)$. $(n+1) \times m / f_{x}+\alpha$ ( $n$ and $m$ : values immediately before the system is placed in STOP mode)
$\alpha$ : Oscillation growth time (Varies depending on the resonator)

### 15.3.3 STOP Setting Condition

## Cancellation by IRO $\times \times \times$

| Cancellation by IRQ | - Sets the edge selection (IEGMD1, IEGMD0) for the signal that is input from the INT pin. <br> - Sets the modulo register value of the timer (wait time for generation of oscillation stability). <br> - Clears the interrupt request flag (IRQ) of the INT pin (to 0). <br> - Sets the interrupt enable flag (IP) of the INT pin (to 1.) |
| :---: | :---: |
| Cancellation by IROSIO | - Sets the source clock to the external clock (SIOCK1=0, SIOCKO=0) that is input from the $\overline{\mathrm{SCK}}$ pin. <br> - Sets the serial interface to the operable state (SIOTS=1). <br> - Sets the modulo register value of the timer (wait time for generation of oscillation stability). <br> - Clears the interrupt request flag (IRQSIO) of the serial interface (to 0). <br> - Sets the interrupt enable flag (IPSIO) of the serial interface (to 1 ). |

Caution Be sure to code a NOP instruction immediately before the STOP instruction. The time of one instruction is generated between the IRQ $\times \times \times$ operation instruction and the STOP instruction by coding the NOP instruction immediately before the STOP instruction. Therefore, in the case of the CLR1 IRQ $\times X \times$ instruction, for example, the clearance of IRO $\times X \times$ is correctly reflected in the STOP instruction (Example 1). If a NOP instruction is not coded immediately before the STOP instruction, the CLR1 IRO $\times \times \times$ instruction is not reflected in the STOP instruction thus failing to place the system in STOP mode (Example 2).

## Example 1. A correct program example


2. An incorrect program example


## CHAPTER 16 RESET

The following 3 types of resets are provided in the $\mu$ PD17120 series. <1> Reset by input to RESET.
<2> The power-on/power-down reset function when power is turned on or supply voltage drops.
<3> The address stack overflow/underflow reset function.

### 16.1 RESET FUNCTIONS

The reset functions are used to initialize device operations. The state to be initialized depends on the type of reset.

Table 16-1. State of Each Hardware Unit When Reset

| Hardware |  | - $\overline{\text { RESET }}$ Input during Operation <br> - Built-in Power-ON/PowerDOWN Reset during Operation | - $\overline{\text { RESET }}$ Input during Standby Mode <br> - Built-in Power-ON/PowerDOWN Reset during Standby Mode | - Stack Overflow or Underflow |
| :---: | :---: | :---: | :---: | :---: |
| Program Counter |  | 0000H | 0000H | 0000H |
| Port | Input/Output mode | Input | Input | Input |
|  | Output latch | 0 | 0 | Undefined |
| General-Purpose <br> Data Memory | Other than DBF | Undefined | Retains the status immediately preceding the resetting. | Undefined |
|  | DBF | Undefined | Undefined | Undefined |
| System Register | Other than WR | 0 | 0 | 0 |
|  | WR | Undefined | Retains the status immediately preceding the resetting | Undefined |
| Control Register |  | SP=5H; IRQTM1=1; TMEN=1; CMPVREF23=1 Note; CMPRSLT=1 Note; INT retains the status of the INT pin at the time; all the others go to 0 . <br> Refer to $\mathbf{1 9 . 2}$ RESERVED SYMBOLS. |  | $\mathrm{SP}=5 \mathrm{H}$; INT retains the status of the INT pin at the time; all the others go to 0 . |
| Timer | Count register | 00 H | OOH | Undefined |
|  | Modulo register | FFH | FFH | FFH |
| Serial Interface's Shift Register (SIOSFR) |  | Undefined | Retains the status immediately preceding the resetting. | Undefined |

Note $\mu \mathrm{PD} 17132,17133,17 \mathrm{P} 132$, and 17P133 only.

Figure 16-1. Reset Block Configuration


Note The $\mu$ PD17P132 and 17P133 have no pull-up resistor by mask option, and are always open.

### 16.2 RESETTING

Operation when reset is caused by the $\overline{\operatorname{RESET}}$ input is shown in the figure below.
If the $\overline{\operatorname{RESET}}$ pin is set from low to high, system clock generation starts and an oscillation stabilization wait occurs with the timer. Program execution starts from address 0000 H .

If power-on reset function is used, the reset signals shown in Figure 16-2 are internally generated. Operation is the same as that when reset is caused externally by the $\overline{\text { RESET }}$ input.

At address stack overflow and underflow reset, oscillation stabilization wait time (WAIT a) does not occur. Operation starts from address 0000H after initial statuses are internally set.

Figure 16-2. Resetting


Note This is oscillation stabilization wait time. Operating mode is set when timer counts system clocks $256 \times$ 256 time (approx. 8ms, at $\mathrm{fx}=8 \mathrm{MHz} /$ approx. 32 ms , at $\mathrm{fcc}=2 \mathrm{MHz}$ )

### 16.3 POWER-ON/POWER-DOWN RESET FUNCTION

The $\mu$ PD17120 subseries is provided with two reset functions to prevent malfunctions from occurring in the microcontroller. They are the power-on reset function and power-down reset function. The power-on reset function resets the microcontroller when it detects that power was turned on. The power-down reset function resets the microcontroller when it detects drops in the power voltage.

These functions are implemented by the power-voltage monitoring circuit whose operating voltage has a different range from the logic circuits in the microcontroller and the oscillation circuit (which stops oscillation at reset to put the microcontroller in a temporary stop state). Conditions required to enable these functions and their operations will be described next.

## Caution When designing an applied circuit requiring a high level of reliability, make sure that its resetting relies on the built-in power-on/power-down reset function only. Also, design the circuit in such a way that the RESET signal is input externally.

### 16.3.1 Conditions Required to Enable the Power-On Reset Function

This function is effective when used together with the power-down reset function.
The following conditions are required to validate the power-on reset function:
$<1>$ The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.
$<2>$ The frequency of the system clock oscillator must be 400 kHz to 4 MHz . Note
$<3>$ The power-down reset function must be enabled during normal operation, including the standby state.
$<4>$ The power voltage must rise from 0 V to the specified voltage.
$<5>$ The time it takes for the power voltage to rise from 0 to 2.7 V must be shorter than the oscillation stabilization wait time counted in timer of the $\mu$ PD17120 subseries. (System clock $256 \times 256$ counts: approx. 16 ms , at $\mathrm{fx}=4 \mathrm{MHz} /$ approx. 32 ms , at $\mathrm{fcc}=2 \mathrm{MHz}$ )

Note $\mu$ PD17121/17133/17P133 only

Cautions 1. If the above conditions are not satisfied, the power-on reset function will not operate effectively. In this case, an external reset circuit needs to be added.
2. In the standby state, even if the power-down reset function operates normally, generalpurpose data memory (except for DBF) retains data up to VDD=2.7 V. If, however, data is changed due to an external error, the data in memory is not guaranteed.

### 16.3.2 Description and Operation of the Power-On Reset Function

The power-on reset function resets the microcontroller when it detects that power was turned on in the hardware, regardless of the software state.

The power-on reset circuit operates under a lower voltage than the other internal circuits in the $\mu$ PD17120 subseries. It initializes the microcontroller regardless whether the oscillation circuit is operating. When the reset operation is terminated, timer counts the number of oscillation pulses sent from the oscillator until it reaches the specified value. Within this period, oscillation becomes stable and the power voltage applied to the microcontroller enters the range ( $\mathrm{VDD}=2.7$ to 5.5 V at 400 kHz to $4 \mathrm{MHz}{ }^{\mathrm{Note}}$ ) in which the microcontroller is guaranteed to operate.

When this period elapses, the microcontroller enters normal operation mode. Figure 16-3 shows an example of the power-on reset operation.

Note $\mu$ PD17121/17133/17P133 only

## Operation of the power-on reset circuit

$<1>$ This circuit always monitors the voltage applied to the VDd pin.
$<2>$ This circuit resets the microcontroller Note until power reaches a particular voltage (typically 1.5 V ), regardless whether the oscillation circuit is operating.
$<3>$ This circuit stops oscillation during the reset operation.
$<4>$ When reset is terminated, timer counts oscillation pulses. The microcontroller waits until oscillation becomes stable and the power voltage becomes $V D D=2.7 \mathrm{~V}$ or higher.

Note It is from the point when the supply voltage has reached a level allowing the internal circuit to be operable (accepting the internal reset signal) that the resetting takes effect within the microcontroller.

Figure 16-3. Example of the Power-On Reset Operation


## Notes

1. During the operation-undefined period, certain operations on the $\mu$ PD17120 subseries are not guaranteed. However, the power-on reset function is guaranteed in this period.
2. The operation-guaranteed period refers to the time in which all the operations specified for the $\mu$ PD17120 subseries are guaranteed.
3. An operation stop state refers to the state in which all of the functions of the microcontroller are stopped.

### 16.3.3 Condition Required for Use of the Power-Down Reset Function

The power-down reset function can be enabled or disabled using software. The following conditions are required to use this function:

- The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.
- The frequency of the system clock oscillator must be 400 kHz to 4 MHz . Note

Note $\mu$ PD17121/17133/17P133 only

## Caution When the microcontroller is used with a power voltage of 2.7 to 4.5 V , add an external reset circuit instead of using the internal power-down reset circuit. If the internal power-down reset circuit is used with a power voltage of 2.7 to 4.5 V , reset operation may not terminate.

### 16.3.4 Description and Operation of the Power-Down Reset Function

This function is enabled by setting the power-down reset enable flag (PDRESEN) using software.
When this function detects a power voltage drop, it issues the reset signal to the microcontroller. It then initializes the microcontroller. Stopping oscillation during reset prevents the power voltage in the microcontroller from fluctuating out of control. When the specified power voltage recovers and the power-down reset operation is terminated, the microcontroller waits the time required for stable oscillation using the timer. The microcontroller then enters normal operation (starts from the top of memory).

Figure 16-4 shows an example of the power-down operation. Figure $16-5$ shows an example of reset operation during the period from power-down reset to power recovery.

## Operation of the power-down reset circuit

$<1>$ This circuit always monitors the voltage applied to the Vod pin.
$<2>$ When this circuit detects a power voltage drop, it issues a reset signal to the other parts of the microcontroller. It continues to send this reset signal until the power voltage recovers or all the functions in the microcontroller stop.
$<3>$ This circuit stops oscillation during the reset operation to prevent software crashes.
When the power voltage recovers to the low-voltage detection level (typically $3.5 \mathrm{~V}, 4.5 \mathrm{~V}$ maximum) before the power-down reset function stops, the microcontroller waits the time required for stable oscillation using timer, then enters normal operation mode.
$<4>$ When the power voltage recovers from 0 V , the power-on reset function has priority.
$<5>$ After the power-down reset function stops and the power voltage recovers before it reaches 0 V , the microcontroller waits using timer until oscillation becomes stable and the power voltage (VDD) reaches 2.7 V. The microcontroller then enters normal operation mode.

Figure 16-4. Example of the Power-Down Reset Operation


Note The undefined operation area refers to the area in which operation specified for the $\mu$ PD17120 subseries is not assured. However, even in this area, the power-down reset function operates, thus continuing to generate resets until all the other functions within the microcontroller are stopped.

Figure 16-5. Example of Reset Operation during the Period from Power-Down Reset to Power Recovery


Note The undefined operation area refers to the area in which operation specified for the $\mu$ PD17120 subseries is not assured. However, even in this area, the power-down reset function operates, thus continuing to generate resets until all the other functions within the microcontroller are stopped.

## CHAPTER 17 ONE-TIME PROM WRITING/VERIFYING

The on-chip program memory of the $\mu$ PD17P132 and 17P133 is a $1024 \times 16$-bit one-time PROM.
Pins listed in Table 17-1 are used for one-time PROM writing/verifying. The address is updated by the clock signal input from the CLK pin.

## Caution INT/VPP pin is used as VPP pin in program writing/verifying mode. Therefore, there is a possibility of overrunning of the microcontroller when voltage higher than $V_{D D}+0.3 \mathrm{~V}$ is applied to INT/ VPP pin in normal operation mode. Pay careful attention to ESD protection.

Table 17-1. Pins Used for Writing/Verifying Program Memory

| Pin | Function |
| :--- | :--- |
| VPP | Applies program voltage. Apply 12.5 V to this pin. |
| VDD | Power supply pin. Apply 6 V to this pin. |
| CLK | Clock input for updating address. Updates program memory address <br> by inputting four pulses. |
| MDo-MD3 $^{\text {b }}$ | Select operation mode. |
| Do-D7 $^{2}$ | 8-bit data I/O pins. |

### 17.1 DIFFERENCES BETWEEN MASK ROM VERSION AND ONE-TIME PROM VERSION

The $\mu$ PD17P132 and 17P133 are microcontrollers replacing the program memory of the on-chip mask ROM version $\mu$ PD17132 and 17133 to one-time PROM. Table 17-2 shows the differences between mask ROM version and onetime PROM version.

Differences between each products are only its capacity of ROM/RAM, and whether it can specify mask option or not. The CPU function and internal peripheral hardware of each product (excluding comparator) are the same. Therefore, at system designing, the $\mu$ PD17P132 can be used for evaluating program of the $\mu$ PD17120/17132. Also, the $\mu$ PD17P133 can be used for evaluating the $\mu \mathrm{PD} 17121 / 17133$ in the same way.

Table 17-2. Differences Between Mask ROM Version and One-Time PROM Version

| Item | $\mu \mathrm{PD} 17120$ | $\mu \mathrm{PD} 17132$ | $\mu \mathrm{PD} 17 \mathrm{P} 132$ | $\mu \mathrm{PD} 17121$ | $\mu \mathrm{PD} 17133$ | $\mu \mathrm{PD} 17 \mathrm{P} 133$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM | Mask ROM |  | One-time PROM | Mask ROM |  | One-time PROM |
|  | $\begin{gathered} 768 \times 16 \mathrm{bit} \\ (0000 \mathrm{H}-02 \mathrm{FFH}) \end{gathered}$ | $\begin{aligned} & 1024 \times 16 \text { bit } \\ & (0000 \mathrm{H}-03 \mathrm{FFH}) \end{aligned}$ |  | $\begin{gathered} 768 \times 16 \mathrm{bit} \\ (0000 \mathrm{H}-02 \mathrm{FFH}) \end{gathered}$ | $\begin{aligned} & 1024 \times 16 \mathrm{bit} \\ & (0000 \mathrm{H}-03 \mathrm{FFH}) \end{aligned}$ |  |
| RAM | $64 \times 4$ bit | $111 \times 4$ bit |  | $64 \times 4$ bit | $111 \times 4$ bit |  |
| POD and POE pins and pullup resistor of RESET pin | Mask option |  | Not available | Mask option |  | Not available |
| Vpp pin, operating mode selection pin | Not available |  | Available | Not available |  | Available |
| Operating frequency | $\mathrm{fcc}=400 \mathrm{kHz}$ to 2.4 MHz |  |  | $\begin{aligned} & f x=400 \mathrm{KHz} \text { to } 4 \mathrm{MHz}\left(\mathrm{~V}_{\mathrm{DD}}=2.7 \text { to } 5.5 \mathrm{~V}\right) \\ & \mathrm{fx}=400 \mathrm{kHz} \text { to } 8 \mathrm{MHz}(\mathrm{VDD}=4.5 \text { to } 5.5 \mathrm{~V}) \end{aligned}$ |  |  |
| Comparator | Not available | Available |  | Not available | Available |  |

Caution Although, functionally, the PROM product is highly compatible with the masked ROM product, they still differ from each other in terms of their internal ROM circuits and some electrical features. When switching from a PROM product to a ROM product, ensure to make sufficient application evaluations based on masked-ROM product samples.

### 17.2 OPERATING MODE IN PROGRAM MEMORY WRITING/VERIFYING

The $\mu$ PD17P132 and 17P133 become program memory writing/verifying mode by applying +6V to VdD pin and +12.5 V to V PP pin after reset state for a fixed time ( $\mathrm{VDD}=5 \mathrm{~V}, \overline{\mathrm{RESET}}=0 \mathrm{~V}$ ). This mode becomes the following operating mode by the setting of pins MDo to MD3. Regarding pins other than those shown in Table 17-1, connect them all individually to the GND through pull-down resistors.

For details, refer to 1.4 (2).

Table 17-3. Operating Mode Setting

| Operating Mode Setting |  |  |  |  |  | Operating Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPP | Vdd | MDo | MD1 | MD2 | MD3 |  |
| +12.5 V | +6 V | H | L | H | L | Clear program memory address to 0 . |
|  |  | L | H | H | H | Write mode |
|  |  | L | L | H | H | Verify mode |
|  |  | H | $\times$ | H | H | Program inhibit mode |

Remark $\times$ : don't care (L or H)

### 17.3 WRITING PROCEDURE OF PROGRAM MEMORY

The program memory can be written at high speeds in the following procedure.
(1) Pull down the unused pins to GND. (Xout pin is open.) Mask the CLK pin low.
(2) Apply 5 V to the Vdd pin. Make Vpp pin low.
(3) Wait for $10 \mu \mathrm{~s}$. Then, apply 5 V to VPP pin.
(4) Set the program memory address 0 clear mode using mode selector pins.
(5) Apply 6 V to VDd and 12.5 V to Vpp.
(6) Set the program inhibit mode.
(7) Write data in mode for 1 ms writing.
(8) Set the program inhibit mode.
(9) Set the verify mode ( $\left.\mathrm{MD}_{0}-\mathrm{MD}_{3}=\mathrm{LLHH}\right)$. If the program has been correctly written, proceed to (10). If not, repeat (7) through (9).
(10) Additional writing of (number of times $(x)$ the program has been written in (7) through (9)) $\times 1 \mathrm{~ms}$.
(11) Set the program inhibit mode.
(12) Input four pulses to the CLK pin to update the program memory address by one.
(13) Repeat (7) through (12) until the last address in programmed.
(14) Set the program memory address 0 clear mode.
(15) Change the voltage of Vdd and Vpp pins to 5 V .
(16) Turn off the power.

Figure 17-1 shows the procedures of (2) through (12).

Figure 17-1. Procedure of program Memory Writing


### 17.4 READING PROCEDURE OF PROGRAM MEMORY

(1) Pull down the unused pins to GND. (Xout pin is open.) Make the CLK pin low.
(2) Apply 5 V to the Vdd pin. Make Vpp pin low.
(3) Wait for $10 \mu \mathrm{~s}$. Then, apply 5 V to VPp pin.
(4) Set the program memory address 0 clear mode using mode selector pins.
(5) Apply 6 V to $\mathrm{V}_{\mathrm{DD}}$ and 12.5 V to VPp.
(6) Set mode selector pins to the program inhibit mode.
(7) Set the verify mode. When clock pulses are input to the CLK pin, data for each address can be sequentially output with four clocks as one cycle.
(8) Set the program inhibit mode.
(9) Set the program memory address 0 clear mode.
(10) Change the voltage of Vdd and VPp pins to 5 V .
(11) Turn off the power.

Figure 17-2 shows the program reading procedure (2) through (9).

Figure 17-2. Procedure of Program Memory Reading

[MEMO]

### 18.1 OVERVIEW OF THE INSTRUCTION SET

|  |  | 0 |  | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN | HEX |  |  |  |  |  |
| 0000 | 0 | ADD | r, m | ADD | m, \#n4 |  |
| 0001 | 1 | SUB | r, m | SUB | m, \#n4 |  |
| 0010 | 2 | ADDC | $r, m$ | ADDC | m, \#n4 |  |
| 0011 | 3 | SUBC | r, m | SUBC | m, \#n4 |  |
| 0100 | 4 | AND | $r, m$ | AND | m, \#n4 |  |
| 0101 | 5 | XOR | $r, m$ | XOR | m, \#n4 |  |
| 0110 | 6 | OR | r, m | OR | m, \#n4 |  |
| 0111 | 7 | $\begin{aligned} & \hline \text { INC } \\ & \text { INC } \\ & \text { MOVT } \\ & \text { BR } \\ & \text { CALL } \\ & \text { RET } \\ & \text { RETSK } \\ & \text { EI } \\ & \text { DI } \\ & \text { RETI } \\ & \text { PUSH } \\ & \text { POP } \\ & \text { GET } \\ & \text { PUT } \\ & \text { PEEK } \\ & \text { POKE } \\ & \text { RORC } \\ & \text { STOP } \\ & \text { HALT } \\ & \text { NOP } \end{aligned}$ | AR <br> IX <br> DBF, @AR <br> @AR <br> @AR <br> AR <br> AR <br> DBF, p <br> $p$, DBF <br> WR, rf <br> rf, WR <br> $r$ <br> s <br> h |  |  |  |
| 1000 | 8 | LD | r, m | ST | m, r |  |
| 1001 | 9 | SKE | m, \#n4 | SKGE | m, \#n4 |  |
| 1010 | A | MOV | @r, m | MOV | m, @r |  |
| 1011 | B | SKNE | m, \#n4 | SKLT | m, \#n4 |  |
| 1100 | C | BR | addr | CALL | addr |  |
| 1101 | D |  |  | MOV | m, \#n4 |  |
| 1110 | E |  |  | SKT | m, \#n |  |
| 1111 | F |  |  | SKF | m, \#n |  |

### 18.2 LEGEND

| AR | Address register |
| :---: | :---: |
| ASR | Address stack register indicated by stack pointer |
| addr | Program memory address (11 bits, the most-significant bit is fixed to 0) |
| BANK | Bank register |
| CMP | Compare flag |
| CY | Carry flag |
| DBF | Data buffer |
| h | Halt release condition |
| INTEF | Interrupt enable flag |
| INTR | Register saved automatically to stack when interrupt occurs |
| INTSK | Interrupt stack register |
| IX | Index register |
| MP | Data memory row address pointer |
| MPE | Memory pointer enable flag |
| m | Data memory address indicated by mr and mc |
| $m \mathrm{~m}$ | Data memory row address (upper) |
| mc | Data memory column address (lower) |
| n | Bit position (4 bits) |
| n4 | Immediate data (4 bits) |
| PC | Program counter |
| p | Peripheral address |
| pH | Peripheral address (upper 3 bits) |
| pı | Peripheral address (lower 4 bits) |
| $r$ | General register column address |
| rf | Register file address |
| rfR | Register file row address (upper 3 bits) |
| rfc | Register file column address (lower 4 bits) |
| SP | Stack pointer |
| s | Stop release condition |
| WR | Window register |
| ( $\times$ ) | Contents addressed by $\times$ |

### 18.3 LIST OF THE INSTRUCTION SET

| Group | Mnemonic | Operand | Operation | Machine Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OP Code |  | Operan |  |
| Add | ADD | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{m})$ | 00000 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4$ | 10000 | $\mathrm{mR}^{\text {r }}$ | mc | n4 |
|  | ADDC | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{m})+\mathrm{CY}$ | 00010 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$ | 10010 | mR | mc | n4 |
|  | INC | AR | $\mathrm{AR} \leftarrow \mathrm{AR}+1$ | 00111 | 000 | 1001 | 0000 |
|  |  | IX | $I X \leftarrow I X+1$ | 00111 | 000 | 1000 | 0000 |
| Subtract | SUB | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{m})$ | 00001 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4$ | 10001 | mR | mc | n4 |
|  | SUBC | r, m | $(r) \leftarrow(r)-(m)-C Y$ | 00011 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4-\mathrm{CY}$ | 10011 | mR | mc | n4 |
| Logical <br> Operation | OR | r, m | $(r) \leftarrow(r) \vee(m)$ | 00110 | $\mathrm{mR}^{\text {r }}$ | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$ | 10110 | mR | mc | n4 |
|  | AND | r, m | $(r) \leftarrow(r) \wedge(m)$ | 00100 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \wedge \mathrm{n} 4$ | 10100 | mR | mc | n4 |
|  | XOR | r, m | $(r) \leftarrow(r) \forall(m)$ | 00101 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$ | 10101 | $\mathrm{mR}^{\text {r }}$ | mc | n4 |
| Test | SKT | m, \#n | $\mathrm{CMP} \leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=\mathrm{n}$, then skip | 11110 | mR | mc | n |
|  | SKF | m, \#n | $\mathrm{CMP} \leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=0$, then skip | 11111 | $\mathrm{mR}^{\text {r }}$ | mc | n |
| Compare | SKE | m, \#n4 | (m) -n4, skip if zero | 01001 | $\mathrm{mR}^{\text {r }}$ | mc | n4 |
|  | SKNE | m, \#n4 | (m) -n4, skip if not zero | 01011 | $\mathrm{mR}^{\text {r }}$ | mc | n4 |
|  | SKGE | m, \#n4 | (m) -n4, skip if not borrow | 11001 | mR | mc | n4 |
|  | SKLT | m, \#n4 | (m) -n4, skip if borrow | 11011 | mR | mc | n4 |
| Rotate | RORC | $r$ | $\longrightarrow \mathrm{CY} \rightarrow(\mathrm{r})_{b 3} \rightarrow(r)_{b 2} \rightarrow(r)_{b 1} \rightarrow(r)_{b 0}$ | 00111 | 000 | 0111 | $r$ |
| Transfer | LD | r, m | $(\mathrm{r}) \leftarrow(\mathrm{m})$ | 01000 | $\mathrm{mR}^{\text {r }}$ | mc | r |
|  | ST | m, r | $(\mathrm{m}) \leftarrow(\mathrm{r})$ | 11000 | mR | mc | r |
|  | MOV | @r, m | if MPE $=1:(\mathrm{MP},(\mathrm{r})) \leftarrow(\mathrm{m})$ <br> if MPE $=0: \quad($ BANK, $m r,(r)) \leftarrow(m)$ | 01010 | mR | mc | $r$ |
|  |  | m, @r | if MPE $=1:(m) \leftarrow(M P,(r))$ <br> if MPE $=0:(m) \leftarrow($ BANK, $m r,(r))$ | 11010 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow \mathrm{n} 4$ | 11101 | mR | mc | n4 |
|  | MOVTNote | DBF, @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{AR}, \\ & \mathrm{DBF} \leftarrow(\mathrm{PC}), \mathrm{PC} \leftarrow \mathrm{ASR}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}+1 \end{aligned}$ | 00111 | 000 | 0001 | 0000 |

Note As an exception, execution of MOVT instruction requires two instruction cycles.

| Group | Mnemonic | Operand | Operation | Machine Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OP Code |  | Operand |  |
| Transfer | PUSH | AR | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{AR}$ | 00111 | 000 | 1101 | 0000 |
|  | POP | AR | $\mathrm{AR} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1100 | 0000 |
|  | PEEK | WR, rf | $\mathrm{WR} \leftarrow(\mathrm{rf})$ | 00111 | rfR | 0011 | rfc |
|  | POKE | rf, WR | $(\mathrm{rf}) \leftarrow \mathrm{WR}$ | 00111 | rfR | 0010 | rfc |
|  | GET | DBF, p | DBF $\leftarrow$ (p) | 00111 | Рн | 1011 | PL |
|  | PUT | p, DBF | (p) $\leftarrow$ DBF | 00111 | Рн | 1010 | PL |
| Branch | BR | addr | $\mathrm{PC} \leftarrow$ addr | 01100 | addr |  |  |
|  |  | @AR | $\mathrm{PC} \leftarrow \mathrm{AR}$ | 00111 | 000 | 0100 | 0000 |
| Subroutine | CALL | addr | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \\ & \mathrm{PC} \leftarrow \text { addr } \end{aligned}$ | 11100 | addr |  |  |
|  |  | @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \\ & \mathrm{PC} \leftarrow \mathrm{AR} \end{aligned}$ | 00111 | 000 | 0101 | 0000 |
|  | RET |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1110 | 0000 |
|  | RETSK |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ and skip | 00111 | 001 | 1110 | 0000 |
|  | RETI |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{INTR} \leftarrow \mathrm{INTSK}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 100 | 1110 | 0000 |
| Interrupt | EI |  | INTEF $\leftarrow 1$ | 00111 | 000 | 1111 | 0000 |
|  | DI |  | INTEF $\leftarrow 0$ | 00111 | 001 | 1111 | 0000 |
| Others | STOP | s | STOP | 00111 | 010 | 1111 | s |
|  | HALT | h | HALT | 00111 | 011 | 1111 | h |
|  | NOP |  | No operation | 00111 | 100 | 1111 | 0000 |

### 18.4 ASSEMBLER (AS17K) MACRO INSTRUCTIONS

## Legend

flag $n$ : FLG symbol
$<\quad>\quad$ : Can be omitted

|  | Mnemonic | Operand | Operation | n |
| :---: | :---: | :---: | :---: | :---: |
| Macro <br> Instructions | SKTn | flag 1, ...flag n | if (flag 1) ~ (flag n ) =all "1" then skip | $1 \leq n \leq 4$ |
|  | SKFn | flag $1, \ldots$ flag $n$ | if (flag 1) $\sim(f l a g n)=$ all "0", then skip | $1 \leq n \leq 4$ |
|  | SETn | flag 1, ...flag n | $($ flag 1) $\sim($ flag n$) \leftarrow 1$ | $1 \leq n \leq 4$ |
|  | CLRn | flag 1, ...flag n | $($ flag 1) $\sim($ flag n$) \leftarrow 0$ | $1 \leq n \leq 4$ |
|  | NOTn | flag 1, ...flag $n$ | if $($ flag $n)=" 0$ ", then $(f l a g n) \leftarrow 1$ <br> if $($ flag $n)=" 1$ ", then $(f l a g n) \leftarrow 0$ | $1 \leq n \leq 4$ |
|  | INITFLG | <NOT> flag 1, ... <<NOT> flag n> | if description $=$ NOT flag $n$, then $($ flag $n) \leftarrow 0$ <br> if description=flag $n$, then $(f l a g n) \leftarrow 1$ | $1 \leq n \leq 4$ |
|  | BANKn |  | $(\mathrm{BANK}) \leftarrow \mathrm{n}$ | $\mathrm{n}=0$ |

### 18.5 INSTRUCTIONS

### 18.5.1 Addition Instructions

(1) Add r, m

Add data memory to general register
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :---: | :---: | :---: |
| 00000 | mr | mc | r |

## <2> Function

When CMP $=0,(r) \leftarrow(r)+(m)$
Adds the data memory contents to the general register contents, and stores the result in general register. When CMP=1, (r) + (m)
The result is not stored in the register. Carry flag CY and zero flag $Z$ are changed, according to the result.

Sets carry flag CY, if a carry occurs as a result of the addition. Resets the carry flag CY, if no carry occurs. If the addition result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.

If the addition result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set.
If the addition result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Addition can be executed in binary 4-bit or BCD. The BCD flag for the PSWORD specifies which kind of addition is to be executed.

## <3> Example 1

Adds the address 0.2 FH contents to the address 0.03 H contents, when row address $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ in bank 0 is specified as the general register ( $\mathrm{RPH}=0, \mathrm{RPL}=0$ ), and stores the result in address 0.03 H :

|  | $(0.03 H) \leftarrow(0.03 H)+(0.2 \mathrm{FH})$ |  |
| :--- | :--- | :--- |
| MEM003 | MEM 0.03 H |  |
| MEM02F | MEM | 0.2 FH |
|  | MOV | BANK, \#00H $\quad$; Data memory bank 0 |
|  | MOV | RPH, \#00H $\quad$; General register bank 0 |
|  | MOV | RPL, \#00H $\quad$; General register row address 0 |
|  | ADD | MEM003, MEM02F |

## Example 2

Adds the address 0.2 FH contents to the address 0.23 H contents, when row address $2(0.20 \mathrm{H}-0.2 \mathrm{FH})$ in bank 0 is specified as the general register ( $R P H=0, R P L=4$ ), and stores the result in address 0.23 H :

|  | $(0.23 H) \leftarrow(0.23 H)+(0.2 \mathrm{FH})$ |  |
| :--- | :--- | :--- |
| MEM023 | MEM | 0.23 H |
| MEM02F | MEM | 0.2 FH |
|  | MOV | BANK, \#00H $\quad$; Data memory bank 0 |
|  | MOV | RPH, \#00H |
|  | MOV | RPL, \#04H General register bank 0Note |
|  | ADD | MEM023, MEM02F |


| Register | RP |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RPH |  |  |  | RPL |  |  |  |
| Bit | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $b_{1}$ | bo |
| Data | $0$ | 0 | $\begin{aligned} & n k \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \text { Row } \\ & \text { dres } \end{aligned}$ | $\rightarrow$ | B C D |

RP (general register pointer) is assigned in the system register, as shown above.
Therefore, to set bank 0 and row address 2 in a general register, 00 H must be stored in RPH and 04 H , in RPL.
In this case, the subsequent arithmetic operation is executed in binary 4-bit operation, because the BCD flag is reset.

## Example 3

Adds the address 0.6 FH contents to the address 0.03 H contents and stores the result in address 0.03 H . At this time, data memory address 0.6 FH can be specified, by selecting data memory address 2 FH , if IXE=1, $I X H=0, I X M=4$, and $I X L=0$, i.e., $I X=0.40 H$.


Address obtained as result of ORing index register contents, 0.40 H , and data memory address 0.2 FH

| MEM003 | MEM | 0.03 H |  |
| :---: | :---: | :---: | :---: |
| MEM02F | MEM | 0.2 FH |  |
|  | MOV | RPH, \#00H | ; General register bank 0 |
|  | MOV | RPL, \#OOH | ; General register row address 0 |
|  | MOV | IXH, \#00H | ; IX $\leftarrow 00001000000 \mathrm{~B}$ |
|  | MOV | IXM, \#04H | ; |
|  | MOV | IXL, \#00H | , |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | ADD | MEM003, MEM02F | ; IX 00001000000B (0.40H) |
|  |  |  | ; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$ |
|  |  |  | ; Specified address 00001101111B (0.6FH) |

## Example 4

Adds the address 0.3 FH contents to the address 0.03 H contents and stores the result in address 0.03 H . At this time, data memory address 0.3 FH can be specified by specifying data memory address 2 FH , if $\mathrm{IXE}=1$, $I X H=0, I X M=1$, and $I X L=0$, i.e., $I X=0.10 H$.

$$
(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H})+(0.3 \mathrm{FH})
$$

Address obtained as result of ORing index register contents, 0.10 H , and data memory address 0.2 FH

| MEM003 | MEM | 0.03 H |
| :--- | :--- | :--- |
| MEM02F | MEM | 0.2 FH |


| MOV | BANK, \#00H |  |
| :---: | :---: | :---: |
| MOV | RPH, \#00H | ; General register bank 0 |
| MOV | RPL, \#00H | ; General register row address 0 |
| MOV | IXH, \#00H | ; IX $\leftarrow 00000010000 \mathrm{~B}(0.10 \mathrm{H})^{\text {Note }}$ |
| MOV | IXM, \#01H |  |
| MOV | IXL, \#00H |  |
| SET1 | IXE | ; IXE flag $\leftarrow 1$ |
| ADD | MEM003, MEM02F | ; $\mathrm{IX} 00000010000 \mathrm{~B}(0.10 \mathrm{H})$ |
|  |  | ; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$ |
|  |  | ; Specified address 00100111111B (0.3FH) |


| Register | IX |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IXH |  |  |  | IXM |  |  |  | IXL |  |  |  |
| Bit | $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo | b3 | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | b2 | $\mathrm{b}_{1}$ | bo |
| Data | M <br> P <br> E | - | B <br> 0 | 0 | $\xrightarrow{\longrightarrow}$ | - | Row ddre |  |  | Col add | $\begin{aligned} & \text { mn } \\ & \text { ess } \end{aligned}$ |  |

IX (index register) is assigned in the system register, as shown above.
Therefore, to specify IX=0.10H, 00H must be stored in IXH. 01H in IXM, and 00H in IXL.
In this case, MP (memory pointer) for general register indirect transfer is invalid, because the MPE flag (memory pointer enable) is reset.

## <4> Note

The first operand for the ADD r, m instruction is a column address in general register. Therefore, if the instruction is described as follows, the column address for the general register is 03 H .

| MEM013 | MEM | 0.13 H |
| :--- | :--- | :--- |
| MEM02F | MEM | 0.2 FH |
|  | ADD | MEM013, MEM02F |

When CMP flag=1, the addition result is not stored.
When BCD flag=1, the BCD result is stored.

## (2) ADD m, \#n4

Add immediate data to data memory
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| 10000 | mR | mc | n 4 |  |  |

## <2> Function

When CMP $=0,(m) \leftarrow(m)+n 4$
Adds immediate data to the data memory contents, and stores the result in data memory.
When $C M P=1,(m)+n 4$
The result is not stored in the data memory. Carry flag CY and zero flag $Z$ are changed, according to the result.

Sets carry flag CY, if a carry occurs as a result of the addition; resets the carry flag CY if no carry occurs. If the addition result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.
If the addition result is zero with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set.
If the addition result is zero with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Addition can be executed in binary 4-bit or BCD. The BCD flag for the PSWORD specifies which kind of addition is to be executed.

## <3> Example 1

Adds 5 to the address 0.2 FH contents, and stores the result in address 0.2 FH :
$(0.2 \mathrm{FH}) \leftarrow(0.2 \mathrm{FH})+5$
MEM02F MEM 0.2FH
ADD MEM02F, \#05H

## Example 2

Adds 5 to the address 0.6 FH contents and stores the result in address 0.6 FH . At this time, data memory address 0.6 FH can be specified by selecting data memory address 2 FH , if $I X E=1, I X H=0, I X M=4$, and $I X L=0$, i.e., $I X=0.40 \mathrm{H}$.


Address obtained as result of ORing index register contents, 0.40 H , and data memory address 0.2 FH

| MEM02F | MEM | 0.2 FH |
| :--- | :--- | :--- |
|  | MOV | BANK, \#00H |$\quad$; Data memory bank 0

## Example 3

Adds 5 to the address 0.2 FH contents and stores the result in address 0.2 FH . At this time, data memory address 0.2 FH can be specified by selecting data memory address 2 FH , if $I X E=1, I X H=0, I X M=0$, and $I X L=0$, i.e., $I X=0.00 \mathrm{H}$.


Address obtained as result of ORing index register contents, 0.00 H , and data memory address 0.2 FH

MEM02F MEM 0.2FH
MOV BANK, \#OOH ; Data memory bank 0
MOV IXH, \#OOH ; IX $\leftarrow 00000000000 \mathrm{~B}$
MOV IXM, \#OOH
MOV IXL, \#OOH ;
SET1 IXE ; IXE flag $\leftarrow 1$
ADD MEM02F, \#05H ; IX 00000000000B (0.00H)
; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$
; Specified address 00000101111B (0.2FH)

## <4> Note

When the CMP flag=1, the addition result is not stored.
When the BCD flag=1, the BCD result is stored.
(3) ADDC r, m

## Add data memory to general register with carry flag

<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :---: | :---: | :---: |
| 00010 | mR | mc | r |

<2> Function
When $C M P=0,(r) \leftarrow(r)+(m)+C Y$
Adds the data memory contents to the general register contents with carry flag CY, and stores the result in general register indentified as $r$.
When $C M P=1,(r)+(m)+C Y$
The result is not stored in the register. Carry flag CY and zero flag $Z$ are changed according to the result.

By using this ADDC instruction, two or more words can be easily added.
Sets carry flag CY, if a carry occurs as a result of the addition; resets the carry flag CY if no carry occurs. If the addition result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.
If the addition result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set. If the addition result is zero, with the compare flag set (CMP=1), the zero flag $Z$ is not changed.
Addition can be executed in binary 4-bit or BCD. The BCD flag for program status word PSWORD specifies which kind of addition is to be executed.

## <3> Example 1

Adds the 12 -bit contents for addresses 0.0 DH through 0.0 FH to the 12 -bit contents for addresses 0.2 DH through 0.2 FH , and stores the result in the 12 -bit contents for address 0.0 DH to 0.0 FH , when row address $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ of bank 0 is specified as a general register:

|  | $(0.0 \mathrm{FH}) \leftarrow(\underline{(\underline{0.0 F H})}+(0.2 \mathrm{FH})$ |
| :--- | :--- |
|  | $(0.0 \mathrm{EH}) \leftarrow(\underline{0.0 E H})+(0.2 \mathrm{EH})+\mathrm{CY}$ |
|  | $(0.0 \mathrm{DH}) \leftarrow(\underline{0.0 \mathrm{DH}})+(0.2 \mathrm{DH})+\mathrm{CY}$ |
| MEMOOD | MEM 0.0 DH |
| MEMOOE | MEM 0.0 EH |
| MEMOOF | MEM 0.0 FH |


| MEM02D | MEM | $0.2 D H$ |  |
| :--- | :--- | :--- | :--- |
| MEM02E | MEM | $0.2 E H$ |  |
| MEM02F | MEM | $0.2 F H$ |  |
|  | MOV | BANK, \#00H | ; Data memory bank 0 |
|  | MOV | RPH, \#00H | ; General register bank 0 |
|  | MOV | RPL, \#00H | ; General register row address 0 |
|  | ADD | MEM00F, MEM02F |  |
|  | ADDC | MEM00E, MEM02E |  |

## Example 2

Shifts the 12 -bit contents for addresses 0.2 DH through 0.2 FH and the carry flag by 1 bit to the left, when row address 2 in bank $0(0.20 \mathrm{H}-0.2 \mathrm{FH})$ is specified as a general register.


## Example 3

Adds the address 0.0 FH contents to the addresses 0.40 H through 0.4 FH contents, and stores the result in address 0.0FH:

|  | (0.0FH) | $\leftarrow(0.0 \mathrm{FH})+(0.40 \mathrm{H})$ | $+(0.41 \mathrm{H})+\cdots+(0.4 \mathrm{FH})$ |
| :---: | :---: | :---: | :---: |
| MEMOOF | MEM | 0.0 FH |  |
| MEM000 | MEM | 0.00H |  |
|  | MOV | BANK, \#00H | ; Data memory bank 0 |
|  | MOV | RPH, \#00H | ; General register bank 0 |
|  | MOV | RPL, \#00H | ; General register row address 0 |
|  | MOV | IXH, \#OOH | ; IX $\leftarrow 00001000000 \mathrm{~B}$ (0.40H) |
|  | MOV | IXM, \#04H |  |
|  | MOV | IXL, \#00H |  |
| LOOP1: |  |  |  |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | ADD | MEMOOF, MEM000 |  |
|  | CLR1 | IXE | ; IXE flag $\leftarrow 0$ |
|  | INC | IX |  |
|  | SKE | IXL, \#0 |  |
|  | JMP | LOOP1 |  |

## Example 4

Adds the 12 -bit contents for addresses 0.40 H through 0.42 H to the 12 -bit contents for addresses 0.0 DH through 0.0 FH , and stores the result in 12 -bit contents for addresses 0.0 DH through 0.0 FH :
$(0.0 \mathrm{DH}) \leftarrow(0.0 \mathrm{DH})+(0.40 \mathrm{H})$
$(0.0 \mathrm{EH}) \leftarrow(0.0 \mathrm{EH})+(0.41 \mathrm{H})+\mathrm{CY}$
$(0.0 \mathrm{FH}) \leftarrow(0.0 \mathrm{FH})+(0.42 \mathrm{H})+\mathrm{CY}$

MEM000 MEM 0.00 H
MEM001 MEM 0.01 H
MEM002 MEM 0.02 H
MEMOOD MEM 0.0DH
MEMOOE MEM O.OEH
MEMOOF MEM O.OFH
MOV BANK, \#OOH ; Data memory bank 0
MOV RPH, \#00H ; General register bank 0
MOV RPL, \#00H ; General register row address 0
MOV IXH, \#00H ; IX $\leftarrow 00001000000$ (0.40H)
MOV IXM, \#04H
MOV IXL, \#OOH
SET1 IXE ; IXE flag $\leftarrow 1$
ADD MEMOOD, MEM000 ; (0.0DH) $\leftarrow(0.0 \mathrm{DH})+(0.40 \mathrm{H})$

```
ADDC MEM00E, MEM001 ; (0.0EH)\leftarrow (0.0EH) + (0.41H)
ADDC MEM00F, MEM002 ; (0.0FH) \leftarrow (0.0FH) + (0.42H)
```


## (4) ADDC m, \#n4

Add immediate data to data memory with carry flag
<1> OP code

| 10 | 87 | 43 |  |
| :---: | :---: | :---: | :---: |
| 10010 | mR | mc | n 4 |

## <2> Function

When $\mathrm{CMP}=0,(\mathrm{~m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$
Add immediate data to the data memory contents with carry flag (CY), and stores the result in data memory. When $C M P=1,(m)+n 4+C Y$

The result is not stored in the data memory, and carry flag CY and zero flag Z are changed, according to the result.

Sets carry flag CY, if a carry occurs as a result of the addition. Resets the carry flag CY, if no carry occurs. If the addition result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP. If the addition result is zero, with the compare flag reset ( $\mathrm{CMP}=0$ ), the zero flag Z is set. If the addition result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Addition can be executed in binary 4-bit or BCD. The BCD flag for PSWORD specifies which kind of addition is to be executed.

## <3> Example 1

Adds 5 to the 12-bit contents for addresses 0.0DH through 0.0FH, and stores the result in addresses 0.0DH through 0.0FH;

$$
\begin{aligned}
& (0.0 F H) \leftarrow(0.0 F H)+05 H \\
& (0.0 E H) \leftarrow(0.0 E H)+C Y \\
& (0.0 D H) \leftarrow(0.0 D H)+C Y
\end{aligned}
$$

MEMOOD MEM 0.ODH
MEMOOE MEM 0.0EH

| MEMOOF | MEM $0.0 F H$ |  |
| :--- | :--- | :--- |
|  | MOV | BANK, \#OOH |
|  | ADD | MEMOOF, \#05H |
|  | ADDC | MEMOOE, $\# 00 \mathrm{H}$ |
|  | ADDC | MEMOOD, \#OOH memory bank 0 |

## Example 2

Adds 5 to the 12 -bit contents for addresses 0.4 DH through 0.4 FH , and stores the result in addresses 0.4 DH through 0.4 FH ;

|  | $(0.4 \mathrm{FH}) \leftarrow(0.4 \mathrm{FH})+05 \mathrm{H}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $(0.4 \mathrm{EH}) \leftarrow(0.4 \mathrm{EH})+\mathrm{CY}$ |  |  |
|  | $(0.4 \mathrm{DH}) \leftarrow(0.4 \mathrm{DH})+\mathrm{CY}$ |  |  |
| MEM00D | MEM | 0.0DH |  |
| MEMOOE | MEM | 0.0EH |  |
| MEMOOF | MEM | 0.0FH |  |
|  | MOV | BANK, \#OOH | ; Data memory bank 0 |
|  | MOV | IXH, \#OOH | ; IX $\leftarrow 00001000000 \mathrm{~B}$ (0.40H) |
|  | MOV | IXM, \#04H |  |
|  | MOV | IXL, \#00H |  |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | ADD | MEM00F, \#5 | $;(0.4 \mathrm{FH}) \leftarrow(0.4 \mathrm{FH})+5 \mathrm{H}$ |
|  | ADDC | MEMOOE, \#0 | $;(0.4 \mathrm{EH}) \leftarrow(0.4 \mathrm{EH})+\mathrm{CY}$ |
|  | ADDC | MEM00D, \#0 | $;(0.4 \mathrm{DH}) \leftarrow(0.4 \mathrm{DH})+\mathrm{CY}$ |

(5) INC AR

Increment address register
<1> OP code

| 10 | 87 | 43 |  |
| :--- | :--- | :--- | :--- |
| 00111 | 000 | 1001 | 0000 |

## <2> Function

$A R \leftarrow A R+1$
Increments the address register AR contents.

## <3> Example 1

Adds 1 to the 16-bit contents for AR3 through AR0 (address registers) in the system register and stores the result in AR3 through ARO:

$$
\mathrm{ARO} \leftarrow \mathrm{ARO}+1
$$

$$
\mathrm{AR} 1 \leftarrow \mathrm{AR} 1+\mathrm{CY}
$$

$$
\mathrm{AR} 2 \leftarrow \mathrm{AR} 2+\mathrm{CY}
$$

$$
\mathrm{AR} 3 \leftarrow \mathrm{AR} 3+\mathrm{CY}
$$

INC AR
This instruction can be rewritten as follows, with addition instructions:

| ADD | AR0, \#01H |
| :--- | :--- |
| ADDC | AR1, \#00H |
| ADDC | AR2, \#00H |
| ADDC | AR3, \#00H |

## Example 2

Transfers table data, 16 bits (1 address) at a time, to DBF (data buffer), using the table reference instruction (for details, refer to 10.2.3 Table Reference):

| ; Address |  | Table data |  |
| :---: | :---: | :---: | :---: |
| 010H | DW | OF3FFH |  |
| 011G | DW | 0A123H |  |
| 012H | DW | OFFF1H |  |
| 013H | DW | OFFF5 ${ }^{\text {H }}$ |  |
| 014H | DW | OFF11H |  |
|  | MOV | AR3, \#OH | ; Sets table data address |
|  | MOV | AR2, \#OH | ; 0010H in address register |
|  | MOV | AR1, \#1H | ; |
|  | MOV | ARO, \#OH |  |
| LOOP: |  |  |  |
|  | MOVT | @AR | Reads table data to DBF |
|  | : |  |  |
|  | : |  |  |
|  | : |  | ; Table data reference processing |
|  | : |  |  |


| INC | AR | I Increments address register by 1 |
| :--- | :--- | :--- |
| $B R$ | LOOP |  |

## <4> Note

The higher 6 bits of address register are fixed to 0 . Only lower 10 bits can be used.
(6) INC IX

Increment index register
<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :--- | :--- | :--- |
| 00111 | 000 | 1000 | 0000 |

## <2> Function

$I X \leftarrow I X+1$
Increments the index register IX contents.

## <3> Example 1

Adds 1 to the total of 12-bit contents for IXH, IXM, and IXL (index registers) in the system register and stores the result in IXH, IXM, and IXL;
; $\quad \mathrm{XL} \leftarrow \mathrm{IXL}+1$
; $I X M \leftarrow I X M+C Y$
; $\operatorname{IXH} \leftarrow I X H+C Y$
INC IX
This program can be rewritten as follows, with addition instructions:

| ADD | $I X L, \# 01 H$ |
| :--- | :--- |
| ADDC | $I X M, \# 00 H$ |
| ADDC | $I X H, \# 00 H$ |

## Example 2

Clears all the contents for data memory addresses 0.00 H through 0.73 H to 0 , using the index register:

| MOV | IXH, \#OOH | ; Sets index register contents in $00 H$ in bank 0 |
| :--- | :--- | :--- |
| MOV | IXM, \#OOH |  |
| MOV | IXL, \#OOH |  |

RAM clear:
MEM000 MEM 0.00 H
SET1 IXE ; IXE flag $\leftarrow 1$

| MOV | MEM $000, \# 00 \mathrm{H}$ | ; Writes 0 to data memory indicated by index register |
| :--- | :--- | :--- |
| CLR1 | IXE | ; IXE flag $\leftarrow 0$ |
| INC | IX |  |
| SET2 | CMP, Z | ; CMP flag $\leftarrow 1, Z$ flag $\leftarrow 1$ |
| SUB | IXL, \#03H | ; Checks whether index register contents |
| SUBC | IXM, \#07H | ; are 73 H in bank 0 |
| SUBC | IXH, \#00H | ; |
| SKT1 | Z | ; Loops until contents of index register becomes |
| BR | RAM clear | $; 73 H$ of bank 0 |

### 18.5.2 Subtraction Instructions

(1) SUB r, m

Subtract data memory from general register
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 00001 | mR | mc | r |  |  |

## <2> Function

When CMP $=0$, $(r) \leftarrow(r)-(m)$
Subtracts the data memory contents from the general register contents, and stores the result in general register.
When CMP=1, (r) - (m)
The result is not stored in the register. Carry flag CY and zero flag $Z$ are changed, according to the result.

Sets carry flag CY, if a borrow occurs as a result of the subtraction. Resets the carry flag, if no borrow occurs.
If the subtraction result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.
If the subtraction result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set.
If the subtraction result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Subtraction can be executed in binary 4-bit or BCD. The BCD flag for program status word PSWORD specifies which kind of subtraction is to be executed.

## <3> Example 1

Subtracts the address 0.2 FH contents from the address 0.03 H contents, and stores the result in address 0.03 H , when row address $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ in bank 0 is specified as a general register ( $\mathrm{RPH}=0, \mathrm{RPL}=0$ ):

|  | $(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H})+(0.2 \mathrm{FH})$ |  |
| :--- | :--- | :--- |
| MEM003 | MEM | 0.03 H |
| MEM02F | MEM | 0.2 FH |
|  | SUB | MEM003, MEM02F |

## Example 2

Subtracts the address 0.2 FH contents from the address 0.23 H contents, when row address $2(0.20 \mathrm{H}-0.2 \mathrm{FH})$ in bank 0 is specified as the general register ( $\mathrm{RPH}=0, \mathrm{RPL}=4$ ), and stores the result in address 0.23 H :

| $(0.23 \mathrm{H}) \leftarrow(0.23 \mathrm{H})-(0.2 \mathrm{FH})$ |  |  |  |
| :--- | :--- | :--- | :--- |
| MEM023 | MEM | 0.23 H |  |
| MEM02F | MEM | 0.2 FH |  |
|  | MOV | BANK, \#00H | ; Data memory bank 0 |
|  | MOV | RPH, \#00H | ; General register bank 0 |
|  | MOV | RPL, \#04H | ; General register row address 2 |
|  | SUB | MEM023, MEM02F |  |

## Example 3

Subtracts the address 0.6 FH contents from the address 0.03 H contents and stores the result in address 0.03 H . At this time, data memory address 0.6 FH can be specified by selecting data memory address 2 FH , if $I X E=1, I X H=0, I X M=4$, and $I X L=0$, i.e., $I X=0.40 H$.
$(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H})+(0.6 \mathrm{FH})$
MEM003 MEM 0.03H
MEM02F MEM 0.2FH
MOV BANK, \#00H ; Data memory bank 0

MOV RPH, \#OOH ; General register bank 0
MOV RPL, \#00H ; General register row address 0
MOV IXH, \#OOH ; IX $\leftarrow 00001000000 \mathrm{~B}(0.40 \mathrm{H})$
MOV IXM, \#04H ;
MOV IXL, \#00H ;

| SET1 | IXE | $;$ IXE flag $\leftarrow 1$ |
| :--- | :--- | :--- | :--- |
| SUB | MEM003, MEM02F | $;$ IX $00001000000 \mathrm{~B}(0.40 \mathrm{H})$ |
|  |  | $;$ Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$ |
|  |  | $;$ Specified address $00001101111 \mathrm{~B}(0.6 \mathrm{FH})$ |

## Example 4

Subtracts the address 0.3 FH contents from the address 0.03 H contents and stores the result in address 0.03 H . At this time, data memory address 0.3 FH can be specified by selecting data memory address 2 FH , if $I X E=1, I X H=0, I X M=1$, and $I X L=0$, i.e., $I X=0.10 H$.
$(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H})+(0.3 \mathrm{FH})$
MEM003 MEM 0.03H
MEM02F MEM 0.2FH
MOV BANK, \#OOH ; Data memory bank 0
MOV RPH, \#OOH ; General register bank 0
MOV RPL, \#OOH ; General register row address 0
MOV IXH, \#00H ; IX $\leftarrow 00000010000 \mathrm{~B}(0.10 \mathrm{H})$
MOV IXM, \#01H ;
MOV IXL, \#OOH ;
SET1 IXE ; IXE flag $\leftarrow 1$
SUB MEM003, MEM02F ; IX 00000010000B (0.10H)
; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$
; Specified address 00000111111B (0.3FH)

## <4> Note

The first operand for the SUB $r$, $m$ instruction must be a general register address. Therefore, if the instruction is described as follows, address 03 H is specified as a register:

| MEM013 | MEM | 0.13 H |
| :--- | :--- | :--- |
| MEM02F | MEM | 0.2 FH |
|  | SUB | MEM013, MEM02F |

_ General register address must be in $00 \mathrm{H}-0 \mathrm{FH}$ range (set register pointer row address other than 1).

When the CMP flag=1, the subtraction result is not stored.
When the BCD flag=1, the BCD result is stored.
(2) SUB m, \#n4
<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :--- | :--- | :--- |
| 10001 | mR | mc | n 4 |

Subtract immediate data from data memory

## <2> Function

When $C M P=0,(m) \leftarrow(m)-n 4$
Subtracts immediate data from the data memory contents, and stores the result in data memory.
When CMP=0, (m) - n 4
The result is not stored in data memory. Carry flag CY and zero flag $Z$ are changed, according to the result.

Sets carry flag CY, if a borrow occurs as a result of the subtraction. Resets the carry flag CY, if no borrow occurs.
If the subtraction result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.
If the subtraction result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set.
If the subtraction result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Subtraction can be executed in binary 4-bit or BCD. The BCD flag for program status word PSWORD specifies which kind of subtraction is to be executed.

## <3> Example 1

Subtracts 5 from the address 0.2 FH contents, and stores the result in address 0.2 FH :

```
    (0.2FH)\leftarrow(0.2FH) - 5
MEM02F MEM 0.2FH
    SUB MEM02F, #05H
```


## Example 2

To subtract 5 from the address 0.6 FH contents and store the result in address 0.6 FH . At this time, data memory address 0.6 FH can be specified by selecting data memory address 2 FH , if $I X E=1, I X H=0, I X M=4$, and $I X L=0$, i.e., $I X=0.40 \mathrm{H}$.


| MEM02F | MEM | 0.2FH |  |
| :---: | :---: | :---: | :---: |
|  | MOV | BANK, \#00H | ; Data memory bank 0 |
|  | MOV | IXH, \#OOH | ; IX $\leftarrow 00001000000 \mathrm{~B}$ (0.40H) |
|  | MOV | IXM, \#04H | ; |
|  | MOV | IXL, \#00H | ; |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | SUB | MEM02F, \#05H | ; IX 00001000000B (0.40H) |
|  |  |  | ; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$ |
|  |  |  | ; Specified address 00001101111B (0.6FH) |

## Example 3

Subtracts 5 from the address 0.2 FH contents and stores the result in address 0.2 FH . At this time, data memory address 0.2 FH can be specified by selecting data memory address 2 FH , if $\mathrm{IXE}=1, \mathrm{IXH}=0, \mathrm{IXM}=0$, and $I X L=0$, i.e., $I X=0.00 \mathrm{H}$.


| MEM02F | MEM | 0.2FH |  |
| :---: | :---: | :---: | :---: |
|  | MOV | BANKO, \#OOH | ; Data memory bank 0 |
|  | MOV | IXH, \#00H | ; IX $\leftarrow 00000000000 \mathrm{~B}(0.00 \mathrm{H})$ |
|  | MOV | IXM, \#00H | ; |
|  | MOV | IXL, \#00H | , |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | SUB | MEM02F, \#05H | ; IX 00000000000B (0.00H) |
|  |  |  | ; Bank operand OR) $00000101111 \mathrm{~B}(0.2 \mathrm{FH})$ |
|  |  |  | Specified address 00000101111B (0.2FH) |

## <4> Note

When the CMP flag=1, the subtraction result is not stored.
When the BCD flag=1, the BCD result is stored.
(3) SUBC r, m
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :---: | :---: | :---: |
| 00011 | mr | mc | r |

## <2> Function

When $C M P=0,(r) \leftarrow(r)-(m)-C Y$
Subtracts the data memory contents and the value of carry flag CY from the general register contents. Stores the result in general register. By using this SUBC instruction, 2 or more words can be easily subtracted. When CMP=1, (r) - (m) - CY
The result is not stored in the register. Carry flag CY and zero flag Z are changed, according to the result.

Sets carry flag CY, if a borrow occurs as a result of the subtraction. Resets the carry flag CY, if no borrow occurs.
If the subtraction result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.
If the subtraction result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set. If the subtraction result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Subtraction can be executed in binary 4-bit or BCD. The BCD flag for program status word PSWORD specifies which kind of subtraction is to be executed.

## <3> Example 1

Subtracts the 12 -bit contents for addresses 0.2 DH through 0.2 FH from the 12 -bit contents for addresses 0.0 DH through 0.0 FH and stores the result in 12 bits for addresses 0.0 DH through 0.0 FH , when row address $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ in bank 0 is specified as a general register:

|  | $(0.0 \mathrm{FH}) \leftarrow(0.0 \mathrm{FH})-(0.2 \mathrm{FH})$ |
| :--- | :--- |
|  | $(0.0 \mathrm{EH}) \leftarrow(0.0 \mathrm{EH})-(0.2 \mathrm{EH})-\mathrm{CY}$ |
|  | $(0.0 \mathrm{DH}) \leftarrow(\underline{0.0 \mathrm{DH}})+(0.2 \mathrm{DH})-\mathrm{CY}$ |
| MEMOOD | MEM 0.0 DH |
| MEMOOE | MEM 0.0 EH |
| MEMOOF | MEM 0.0 FH |


| MEMO2D | MEM | $0.2 D H$ |
| :--- | :--- | :--- |
| MEM02E | MEM | $0.2 E H$ |
| MEM02F | MEM | $0.2 F H$ |
|  | SUB | MEM00F, MEM02F |
|  | SUBC | MEMOOE, MEM02E |
|  | SUBC | MEMOOD, MEM02D |

## Example 2

Subtracts the 12-bit contents for addresses 0.40 H through 0.42 H from the 12 -bit contents for addresses 0.0 DH through 0.0 FH , and stores the result in 12 bits for addresses 0.0 DH through 0.0FH.
$\left.\begin{array}{lll} & (0.0 D H) \leftarrow(0.0 \mathrm{DH})-(0.40 \mathrm{H}) \\ & (0.0 \mathrm{EH}) \leftarrow(0.0 \mathrm{EH})-(0.41 \mathrm{H})-\mathrm{CY} \\ & (0.0 \mathrm{FH}) \leftarrow(0.0 \mathrm{FH})-(0.42 \mathrm{H})-\mathrm{CY} \\ \text { MEM000 } & \text { MEM } 0.00 \mathrm{H} & \\ \text { MEM001 } & \text { MEM } & 0.01 \mathrm{H} \\ \text { MEM002 } & \text { MEM } & 0.02 \mathrm{H} \\ \text { MEM00D } & \text { MEM } & 0.0 \mathrm{DH}\end{array}\right]$

## Example 3

Compares the 12-bit contents for addresses 0.0 CH through 0.0 FH with the 12-bit contents for addresses 0.00 H through 0.03 H . Jumps to LAB1, if the contents are the same, if not, jumps to LAB2:

| MEM000 | MEM | 0.00 H |
| :--- | :--- | :--- |
| MEM001 | MEM | 0.01 H |
| MEM002 | MEM | 0.02 H |
| MEM003 | MEM | 0.03 H |


(4) SUBC m, \#n4

Subtract immediate data from data memory with carry flag
<1> OP code

| 10 | 87 | 43 | 0 |
| :---: | :---: | :---: | :---: |
| 10011 | mR | mc | n 4 |

## <2> Function

When CMP $=0,(m) \leftarrow(m)-n 4-C Y$
Subtracts immediate data and the value of carry flag CY from the data memory contents, and stores the result in data memory.
When CMP=1, (m) - n4-CY
The result is not stored in the data memory. Carry flag CY and zero flag Z are changed, according to the result.

Sets carry flag CY, if a borrow occurs as a result of the subtraction. Resets the carry flag CY, if no borrow occurs.
If the subtraction result is other than zero, zero flag $Z$ is reset, regardless of compare flag CMP.

If the subtraction result is zero, with the compare flag reset ( $C M P=0$ ), the zero flag $Z$ is set.
If the subtraction result is zero, with the compare flag set ( $C M P=1$ ), the zero flag $Z$ is not changed.
Subtraction can be executed in binary or BCD. The BCD flag for program status word PSWORD specifies which kind of subtraction is to be executed.

## <3> Example 1

Subtracts 5 from the 12-bit contents for addresses 0.0 DH through 0.0 FH and stores the result in addresses 0.0 DH through 0.0 FH :

|  | $(0.0 F H) \leftarrow(0.0 F H)-05 H$ |
| :--- | :--- |
|  | $(0.0 E H) \leftarrow(0.0 E H)-C Y$ |
|  | $(0.0 \mathrm{DH}) \leftarrow(0.0 \mathrm{DH})-\mathrm{CY}$ |
| MEMOOD | MEM 0.0 DH |
| MEMOOE | MEM 0.0 EH |
| MEMOOF | MEM 0.0 FH |
|  | SUB MEMOOF, \#05H |
|  | SUBC MEMOOE, \#00H |
|  | SUBC MEMOOD, \#OOH |

## Example 2

To subtract 5 from the 12 -bit contents for addresses 0.4 DH through 0.4 FH and store the result in addresses 0.4 DH through 0.4 FH :

|  | $(0.4 \mathrm{FH}) \leftarrow(0.4 \mathrm{FH})-05 \mathrm{H}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $(0.4 \mathrm{EH}) \leftarrow(0.4 \mathrm{EH})-\mathrm{CY}$ |  |  |
|  | $(0.4 \mathrm{DH}) \leftarrow(0.4 \mathrm{DH})-\mathrm{CY}$ |  |  |
| MEMOOD | MEM | 0.0DH |  |
| MEM00E | MEM | 0.0EH |  |
| MEMOOF | MEM | 0.0FH |  |
|  | MOV | BANK, \#00H | ; Data memory bank 0 |
|  | MOV | IXH, \#00H | ; IX $\leftarrow 00001000000 \mathrm{~B}$ (0.40H) |
|  | MOV | IXM, \#04H | , |
|  | MOV | IXL, \#00H | ; |
|  | SET1 | IXE | ; IXE flag $\leftarrow 1$ |
|  | SUB | MEM00F, \#5 | ; $(0.4 \mathrm{FH}) \leftarrow(0.4 \mathrm{FH})-5$ |
|  | SUBC | MEM00E, \#0 | $;(0.4 \mathrm{EH}) \leftarrow(0.4 \mathrm{EH})-\mathrm{CY}$ |
|  | SUBC | MEM00D, \#0 | ; $(0.4 \mathrm{DH}) \leftarrow(0.4 \mathrm{DH})-\mathrm{CY}$ |

## Example 3

Compares the 12-bit contents for addresses 0.00 H through 0.03 H with immediate data 0A3FH.
Jumps to LAB1, if the contents are the same; if not, jumps to LAB2:

| MEM000 | MEM | 0.00 H |  |
| :---: | :---: | :---: | :---: |
| MEM001 | MEM | 0.01 H |  |
| MEM002 | MEM | 0.02 H |  |
| MEM003 | MEM | 0.03 H |  |
|  | SET2 | CMP, Z | ; CMP flag $\leftarrow 1$, Z flag $\leftarrow 1$ |
|  | SUB | MEM000, \#0H | ; Contents for addresses $0.00 \mathrm{H}-0.03 \mathrm{H}$ do not |
|  | SUBC | MEM001, \#0AH | ; change, because CMP flag is set |
|  | SUBC | MEM002, \#3H | ; |
|  | SUBC | MEM003, \#0FH | ; |
|  | SKF1 | Z | ; Z flag=1, if contents are the same; if not, Z flag=0 |
|  | BR | LAB1 | ; |
|  | BR | LAB2 |  |

18.5.3 Logical Operation Instructions
(1) OR r, m

OR between general register and data memory
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 00110 | mR | mc | r |  |  |

## <2> Function

$(r) \leftarrow(r) \vee(m)$
ORs the general register contents with data memory contents. Stores the result in general register.
<3> Example 1
To OR the address 0.03 H contents (1010B) and the address 0.2 FH contents ( 0111 B ) and store the result (1111B) in address 0.03 H :
$(0.03 H) \leftarrow(0.03 H) \vee(0.2 F H)$


Address 03H


Address 2FH

Address 03H

| MEM003 | MEM | 0.03 H |
| :--- | :--- | :--- |
| MEM02F | MEM | 0.2 FH |
|  | MOV | MEM003, \#1010B |
|  | MOV | MEM02F, \#0111B |
|  | OR | MEM003, MEM02F |

(2) OR m, \#n4

OR between data memory and immediate data
<1> OP code

| 10 | 87 | 43 |  |
| :---: | :---: | :---: | :---: |
| 10110 | mR | mc | n 4 |

## <2> Function

$(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$
ORs the data memory contents and immediate data. Stores the result in data memory.

## <3> Example 1

To set bit 3 (MSB) for address 0.03 H :
$(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H}) \vee 1000 \mathrm{~B}$

Address 0.03

$\begin{array}{lll}\text { MEM003 } & \text { MEM } & 0.03 \mathrm{H} \\ & \text { OR } & \text { MEM003, \#1000B }\end{array}$

## Example 2

Sets all the bits for address 0.03 H :

| MEM003 | MEM | 0.03 H |
| :--- | :--- | :--- |
| OR | MEM003, \#1111B |  |
| or, |  |  |
| MEM003 | MEM | 0.03 H |
|  | MOV | MEM003, \#0FH |

(3) AND r, m

AND between general register and data memory
<1> OP code

| 10 | 87 | 43 |  |
| :---: | :---: | :---: | :---: |
| 00100 | mR | mc | r |

## <2> Function

$(r) \leftarrow(r) \wedge(m)$
ANDs the general register contents with data memory contents and stores the result in general register.

## <3> Example 1

ANDs the address 0.03 H (1010B) contents and the address 0.2 FH (0110B) contents. Stores the result (0010B) in address 0.03 H :
$(0.03 H) \leftarrow(0.03 H) \wedge(0.2 F H)$


Address 03H

AND


MEM003 MEM 0.03H
MEMO2F MEM 0.2FH
MOV MEM003, \#1010B
MOV MEM02F, \#0110B
AND MEM003, MEM02F
(4) AND m, \#n4

AND between data memory and immediate data
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10100 | mR | mc | n 4 |  |  |

## <2> Function

$(m) \leftarrow(m) \wedge n 4$
ANDs the data memory contents and immediate data. Stores the result in data memory.
<3> Example 1
To reset bit 3 (MSB) for address 0.03 H .
$(0.03 \mathrm{H}) \leftarrow(0.03 \mathrm{H}) \wedge 0111 \mathrm{~B}$


## Example 2

To reset all the bits for address 0.03 H :

| MEM003 | MEM | 0.03 H |
| :--- | :--- | :--- |
|  | AND | MEM003, \#0000B |
| or, |  |  |
| MEM003 | MEM | 0.03 H |
|  | MOV | MEM003, \#00H |

(5) XOR r, m

Exclusive OR between general register and data memory
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| 00101 | mr | mc | r |  |  |

## <2> Function

$(r) \leftarrow(r) \forall(m)$
Exclusive-ORs (XOR) the general register contents with data memory contents. Stores the result in general register.

## <3> Example 1

Compares the address 0.03 H contents and the address 0.0 FH contents. If different bits are found, set and store them in address 0.03 H . If all the bits in address 0.03 H are reset (i.e., the address 0.03 H contents are the same as those for address 0.0FH), jumps to LBL1; otherwise, jumps to LBL2.
This example is to compare the status of an alternate switch (address 0.03 H contents) with the internal status (address 0.0 FH contents) and to branch to changed switch processing.


Address 03H

XOR


| MEM003 | MEM | 0.03 H |
| :--- | :--- | :--- |
| MEM00F | MEM | $0.0 F H$ |
|  | XOR | MEM003, MEM00F |
|  | SKNE | MEM003, \#00H |
|  | BR | LBL1 |
|  | BR | LBL2 |

## Example 2

Clears the address 0.03 H contents:

(6) XOR m, \#n4

Exclusive OR between data memory and immediate data
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 10101 | mR | mc | n 4 |  |  |

## <2> Function

$(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$
Exclusive-ORs the data memory contents and immediate data. Stores the result in data memory.

## <3> Example

Inverts bits 1 and 3 in address 0.03 H and store the result in address 03 H :


XOR

$\begin{array}{lll}\text { MEM003 } & \text { MEM } & 0.03 \mathrm{H} \\ & \text { XOR } & \text { MEM003, \#1010B }\end{array}$

### 18.5.4 Judgment Instruction

(1) SKT m, \#n

Skip next instruction if data memory bits are true
<1> OP code

| 10 | 87 |  | 43 |
| :---: | :---: | :---: | :---: |
| 11110 | mR | mc | n |

## <2> Function

$C M P \leftarrow 0$, if $(m) \wedge n=n$, then skip
Skip the next one instruction, if the result of ANDing the data memory contents and immediate data $n$ is equal to $n$ (Executes as NOP instruction)

## <3> Example 1

Jumps to AAA, if bit 0 in address 03 H is 1 ; if it is 0 , jumps to BBB:

| SKT | 03H, \#0001B |
| :--- | :--- |
| BR | BBB |
| BR | AAA |

## Example 2

Skips the next instruction, if both bits 0 and 1 in address 03 H are 1 .
SKT 03H, \#0011B

|  | b3 | b2 | b1 | bo |
| :--- | :--- | :--- | :--- | :--- |
| Skip condition 03H | $\times$ | $\times$ | 1 | 1 |$\quad \times$ don't care

## Example 3

The results of executing the following two instructions are the same:

| SKT | $13 \mathrm{H}, \# 1111 \mathrm{~B}$ |
| :--- | :--- |
| SKE | $13 \mathrm{H}, \# 0 \mathrm{FH}$ |

(2) SKF m, \#n

Skip next instruction if data memory bits are false
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11111 | mR | mc | n |  |  |

## <2> Function

CMP $\leftarrow 0$, if $(m) \wedge n=0$, then skip
Skips the next one instruction, if the result of ANDing the data memory contents and immediate data n is 0 (Executes as NOP instruction).

## <3> Example 1

Stores immediate data 00 H to address 0 FH in the data memory content, if bit 2 in address 13 H is 0 ; if it is
1, jumps to $A B C$ :

| MEM013 | MEM | 0.13 H |
| :--- | :--- | :--- |
| MEM00F | MEM | 0.0 FH |
|  | SKF | MEM013, \#0100B |
|  | BR | ABC |
|  | MOV | MEM00F, \#00H |

## Example 2

Skips the next instruction, if both bits 3 and 0 in address 29 H are 0 .
SKF 29H, \#1001B

Skip condition $29 \mathrm{H} \quad$| $b_{3}$ | $b_{2}$ | $b_{1}$ | $b_{0}$ |
| :---: | :---: | :---: | :---: |
| 0 | $\times$ | $\times$ | 0 |$\quad \times$ : don't care

## Example 3

The results of executing the following two instructions are the same:

| SKF | $34 \mathrm{H}, \# 1111 \mathrm{~B}$ |
| :--- | :--- |
| SKE | $34 \mathrm{H}, \# 00 \mathrm{H}$ |

### 18.5.5 Comparison Instructions

(1) SKE m, \#n4

Skip if data memory equal to immediate data
<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :---: | :---: | :---: |
| 01001 | mR | mc | n 4 |

## <2> Function

(m) -n4, skip if zero

Skip the next one instruction, if the data memory contents are equal to the immediate data value (Executes as NOP instruction).

## <3> Example

To transfer OFH to address 24 H , if the address 24 H contents are 0 ; if not, jumps to OPE1:
MEM024 MEM 0.24H
SKE MEM024, \#00H
BR OPE1
MOV MEM024, \#OFH
OPE1
(2) SKNE m, \#n4

Skip if data memory not equal to immediate data
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :---: | :---: | :---: |
| 01011 | mr | mc | n 4 |

## <2> Function

(m) -n4, skip if not zero

Skips the next one instruction, if the data memory contents are not equal to the immediate data value (Executes as NOP instruction).

## <3> Example

Jumps to XYZ , if the address 1FH contents are 1 and the address 1 EH contents are 3; otherwise, jumps to ABC.
To compare 8-bit data, this instruction is used in the following combination:

|  | 3 |  | 1FH | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 EH |  | 011 |  | 0 | 0 |
| MEM01E | MEM | 0.1 EH |  |  |  |
| MEM01F | MEM | 0.1 FH |  |  |  |
|  | SKNE | MEM01F, \#01H |  |  |  |
|  | SKE | MEM01E, \#03H |  |  |  |
|  | BR | ABC |  |  |  |
|  | BR | XYZ |  |  |  |

The above program can be rewritten as follows, using compare and zero flags:

```
MEM01E MEM 0.1EH
MEM01F MEM 0.1FH
    SET2 CMP, Z ; CMP flag }\leftarrow 1, Z flag \leftarrow < 1
    SUB MEM01F, #01H
    SUBC MEM01E, #03H
    SKT1 Z
    BR ABC
    BR XYZ
```

(3) SKGE m, \#n4

Skip if data memory greater than or equal to immediate data
<1> OP code

| 10 | 87 | 43 |  |
| :---: | :---: | :---: | :---: |
| 11001 | mR | mc | n 4 |

## <2> Function

(m) -n4, skip if not borrow

Skips the next one instruction, if the data memory contents are equal to or greater than the immediate data value (Executes as NOP instruction).

## <3> Example

Executes RET, if 8-bit data stored in addresses 1FH (higher) and 2FH (lower) is greater than immediate data
'17H'; if not, executes RETSK:

| MEM01E | MEM 0.1 FH |  |
| :--- | :--- | :--- |
| MEM02F | MEM 0.2 FH |  |
|  | SKGE MEM01F, \#1 |  |
|  | RETSK |  |
|  | SKNE MEM01F, \#1 |  |
|  | SKLT MEM02F, \#8 | $; 7+1$ |
|  | RET |  |
|  | RETSK |  |

(4) SKLT m, \#n4

Skip if data memory less than immediate data
<1> OP code

| 10 | 87 |  | 43 |
| :---: | :---: | :---: | :---: |
| 11011 | mR | mc | n 4 |

## <2> Function

(m) -n4, skip if borrow

Skips the next one instruction, if the data memory contents are less than the immediate data value (Executes as NOP instruction).

## <3> Example

Stores 01 H in address 0 FH , if the address 10 H contents are greater than immediate data ' 6 '; if not, stores 02 H in address 0FH:

| MEM00F | MEM | $0.0 F \mathrm{H}$ |
| :--- | :--- | :--- |
| MEM010 | MEM | 0.10 H |
|  | MOV | MEM00F, \#02H |
|  | SKLT | MEM010, \#06H |
|  | MOV | MEM00F, \#01H |

### 18.5.6 Rotation Instructions

(1) RORC r

Rotate right general register with carry flag
<1> OP code

| 3 |  |  |  |
| :--- | :--- | :--- | :--- |
| 00111 | 000 | 0111 | $r$ |

## <2> Function



Rotates the contents of general register indicated by $r$ including carry flag to the right by 1 bit.

## <3> Example 1

When row address 0 of bank $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ is specified as general register ( $\mathrm{RPH}=0, \mathrm{RPL}=0$ ), rotate the value of address $0.00 \mathrm{H}(1000 \mathrm{~B})$ to the right by 1 bit to make it 0100B.
$(0.00 \mathrm{H}) \leftarrow(0.00 \mathrm{H}) \div 2$
MEMOOO MEM 0.00 H
MOV RPH, \#OOH ; General register bank 0
MOV RPL, \#00H ; General register row address 0
CLR1 CY ; CY flag $\leftarrow 0$
RORC MEMOOO

## Example 2

When row address 0 of bank $0(0.00 \mathrm{H}-0.0 \mathrm{FH})$ is specified as general register ( $\mathrm{RPH}=0, \mathrm{RPL}=0$ ), rotate the data buffer DBF contents 0FA52H to the right by 1 bit to make DBF contents 7D29H.


### 18.5.7 Transfer Instructions

(1) LD r, m

Load data memory to general register
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :--- | :--- | :--- |
| 01000 | mR | mc | r |

## <2> Function

(r) $\leftarrow(\mathrm{m})$

Stores the data memory contents to general register.

## <3> Example 1

To store the address 0.2 FH contents to address 0.03 H :

$$
\begin{array}{lll} 
& (0.03 \mathrm{H}) \leftarrow(0.2 \mathrm{FH}) \\
\text { MEM003 } & \text { MEM } & 0.03 \mathrm{H} \\
\text { MEM02F } & \text { MEM } & 0.2 \mathrm{FH} \\
& \text { LD } & \text { MEM003, MEM02F }
\end{array}
$$



## Example 2

Stores the address 0.6 FH contents to address 0.03 H . At this time, data memory address 0.6 FH can be specified by selecting data memory address 2 FH , if IXE=1, IXH=0, IXM=4, and IXL=0, i.e., IX=0.40H.

IXH $\leftarrow 00 \mathrm{H}$
IXM $\leftarrow 04 \mathrm{H}$
$\mathrm{IXL} \leftarrow \mathrm{OOH}$
IXE flag $\leftarrow 1$
$(0.03 H) \leftarrow(\underline{(0.6 F H})$
_ Address obtained as result of ORing index register contents, 040H, and data memory contents, 0.2 FH

MEM003 MEM 0.03H
MEM02F MEM 0.2FH
MOV IXH, \#OOH ; IX $\leftarrow 00001000000 \mathrm{~B}(0.40 \mathrm{H})$
MOV IXM, \#04H
MOV IXL, \#OOH
SET1 IXE ; IXE flag $\leftarrow 1$
LD MEM003, MEM02F

|  | Bank |  |  |  |  |  | Colu | mn | addre |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |
| 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | -General register |
| 1 | 1 |  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ¢ 2 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| - | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 3 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ¢ 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  | - |  |  |
| 7 | 7 |  |  |  | System register |  |  |  |  |  |  |  |  |  |  |  |  |

(2) ST m, r

Store general register to data memory
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :---: | :---: | :---: |
| 11000 | mR | mc | r |

## <2> Function

$(\mathrm{m}) \leftarrow(\mathrm{r})$
Stores the general register contents to data memory.

## <3> Example 1

Stores the address 0.03 H contents to address 0.2 FH :

$$
(0.2 \mathrm{FH}) \leftarrow(0.03 \mathrm{H})
$$

ST 2FH, 03H ; Transfer general register contents to data memory

Bank 0 Column address


## Example 2

Stores the address 0.00 H contents to addresses 0.18 H through 0.1 FH . The data memory addresses $(18 \mathrm{H}-$ $1 \mathrm{FH})$ are specified by the index register.
$(0.18 \mathrm{H}) \leftarrow(0.00 \mathrm{H})$
$(0.19 \mathrm{H}) \leftarrow(0.00 \mathrm{H})$
$(0.1 \mathrm{FH}) \leftarrow(0.00 \mathrm{H})$

| MOV | IXH, \#OOH | ; IX $\leftarrow 00000000000 \mathrm{~B}(0.00 \mathrm{H})$ |
| :--- | :--- | :--- |
| MOV | IXM, \#OOH |  |
| MOV | IXL, \#00H | ; Specifies data memory address 0.00 H |


| MEM018 | MEM | 0.18 H |
| :--- | :--- | :--- |
| MEM000 | MEM | 0.00 H |

LOOP1:

| SET1 | IXE | $;$ IXE flag $\leftarrow 1$ |
| :--- | :--- | :--- |
| ST | MEM018, MEM000 | $;(0.1 \times H) \leftarrow(0.00 \mathrm{H})$ |
| CLR1 | IXE | $;$ IXE flag $\leftarrow 0$ |
| INC | IX | $;$ IX $\leftarrow I X+1$ |
| SKGE | IXL, \#08H |  |
| BR | LOOP1 |  |

## Bank 0 Column address


(3) MOV @r, m

Move data memory to destination indirect
<1> OP code

| 10 | 87 | 43 |  |
| :--- | :---: | :---: | :---: |
| 01010 | mR | mc | r |

## <2> Function

When MPE=1
$(\mathrm{MP},(\mathrm{r})) \leftarrow(\mathrm{m})$
When MPE=0
(BANK, mr, $(\mathrm{r})) \leftarrow(\mathrm{m})$
Stores the data memory contents to the data memory addressed by the general register contents.
When MPE=0, transfer is performed in the same row address in the same bank.

## <3> Example 1

Stores the address 0.20 H contents to address 0.2 FH with the MPE flag cleared to 0 . The transfer destination data memory address is at the same row address as the transfer source, and the column address is specified by the general register contents at address 0.00 H .

|  | $(0.2 \mathrm{FH}) \leftarrow(0.20 \mathrm{H})$ |  |
| :--- | :--- | :--- |
| MEM000 | MEM 0.00 H |  |
| MEM020 | MEM | 0.20 H |$\quad ; \quad$ MPE flag $\leftarrow 0$

Bank 0 Column address


## Example 2

Stores the address 0.20 H contents to address 0.3 FH, with the MPE flag set to 1 . The row address for the transfer destination data memory address is specified by the memory pointer MP contents. The column address is specified by the general register contents at address 0.00 H .
$(0.3 \mathrm{FH}) \leftarrow(0.20 \mathrm{H})$

| MEM000 | MEM | 0.00 H |  |
| :--- | :--- | :--- | :--- |
| MEM020 | MEM | 0.20 H |  |
|  | MOV | RPH, \#00H | ; General register bank 0 |
|  | MOV | RPL, \#00H | ; General register row address 0 |
|  | MOV | $00 \mathrm{H}, \# 0 \mathrm{FH}$ | ; Sets column address in general register |
|  | MOV | MPH, \#00H | ; Sets row address in memory pointer |
|  | MOV | MPL, \#03H | ; |
|  | SET1 | MPE | ; MPE flag $\leftarrow 1$ |
|  | MOV | @MEM000, MEM020 | ; Store |


(4) MOV m, @r
<1> OP code

| 10 | 87 |  | 43 |
| :---: | :---: | :---: | :---: |
| 11010 | mR | mc | r |

## <2> Function

When MPE=1
$(m) \leftarrow(M P,(r))$
When MPE=0
$(\mathrm{m}) \leftarrow($ BANK, mr, $(\mathrm{r}))$
Stores the data memory contents addressed by the general register contents to data memory.
When MPE=0, transfer is performed in the same row address in the same bank.

## <3> Example 1

Stores the address 0.2 FH contents to address 0.20 H , with the MPE falg cleared to 0 . The transfer destination data memory address is at the same row address as the transfer source. The column address is specified by the general register contents at address 0.00 H .
$\left.\begin{array}{lll} & (0.20 \mathrm{H}) \leftarrow(0.2 \mathrm{FH}) & \\ \text { MEM000 } & \text { MEM } & 0.00 \mathrm{H} \\ \text { MEM020 } & \text { MEM } & 0.20 \mathrm{H}\end{array}\right] \quad$; MPE flag $\leftarrow 0$


## Example 2

Stores the address 0.3 FH contents to address 0.20 H , with the MPE flag set to 1 . The row address for the transfer source data memory is specified by the memory pointer MP contents. The column address is specified by the general register contents at address 0.00 H .

|  | $(0.20 H) \leftarrow(0.3 F H)$ |  |
| :--- | :--- | :--- |
| MEM000 | MEM 0.00 H |  |
| MEM020 | MEM 0.20 H |  |
|  | MOV MEM000, \#0FH | ; Sets column address in general register |
|  | MOV MPH, \#00H | ; Sets row address in memory pointer |
|  | MOV MPL, \#03H | ; |
|  | SET1 MPE | ; MPE flag $\leftarrow 1$ |
|  | MOV MEM020, @MEM000 $;$ Store |  |

Bank 0 Column address


## (5) MOV m, \#n4

Move immediate data to data memory
<1> OP code

| 10 | 87 |  | 43 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11101 | mR | mc | n 4 |  |  |

<2> Function
$(\mathrm{m}) \leftarrow \mathrm{n} 4$
Stores immediate data to data memory.
<3> Example 1
Stores immediate data 0 AH to data memory address 0.50 H :

$$
(0.50 \mathrm{H}) \leftarrow 0 \mathrm{AH}
$$

MEM050 MEM 0.50H
MOV MEM050, \#0AH

## Example 2

Stores immediate data 07 H to address 0.32 H , when data memory address 0.00 H is specified with $\mathrm{IXH}=0$, $I X M=3, I X L=2$, and $I X E$ flag=1:
$(0.32 \mathrm{H}) \leftarrow 07 \mathrm{H}$
MEM000 MEM 0.00 H
MOV IXH, \#OOH $\quad$; IX $\leftarrow 00000110010 \mathrm{~B}(0.32 \mathrm{H})$
MOV IXM, \#03H
MOV IXL, \#02H
SET1 IXE ; IXE flag $\leftarrow 1$
MOV MEM000, \#07H
(6) MOVT DBF, @AR

Move program memory data specified by AR to DBF
<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :--- | :--- | :--- |
| 00111 | 000 | 0001 | 0000 |

<2> Function
$S P \leftarrow S P-1, A S R \leftarrow P C, P C \leftarrow A R$,
$D B F \leftarrow(P C), P C \leftarrow A S R, S P \leftarrow S P+1$

Stores the program memory contents, addressed by address register AR, to data buffer DBF.
Since this instruction temporarily uses one stack level, pay attention to nesting such as subroutines and interrupts.

## <3> Example

To transfer 16 bits of table data, specified by the values for address registers AR3, AR2, AR1, and AR0 in the system register, to data buffers DBF3, DBF2, DBF1, and DBF0:

```
llorn
;*
; ** Table reference program
;*
MOV AR3,#00H ; AR3\leftarrow00H Sets 0011H in address register
MOV AR2,#00H ; AR2\leftarrow00H
MOV AR1,#01H ; AR1 \leftarrow01H
MOV AR0,#01H ; AR0 \leftarrow01H
MOVT DBF, @AR ; Transfers address 0011H data to DBF
```

In this case, the data are stored in DBF, as follows:
DBF3=0AH
DBF2 $=0 \mathrm{BH}$
DBF1 $=0 \mathrm{CH}$
DBF0 $=0 \mathrm{DH}$
(7) PUSH AR

Push address register
<1> OP code

| 00111 | 000 | 1101 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

$S P \leftarrow S P-1$, $A S R \leftarrow A R$
Decrements stack pointer SP and stores the address register AR value to address stack register specified by stack pointer.

## <3> Example 1

Sets 003FH in address register and stores it in stack:

| MOV | AR3, \#00H |
| :--- | :--- |
| MOV | AR2, \#00H |
| MOV | AR1, \#03H |
| MOV | AR0, \#0FH |
| PUSH | AR |

Bank 0
Column address


## Example 2

Sets the return address for a subroutine in the address register. Returns execution, if a data table exists after a subroutine:

(8) POP AR

Pop address register
<1> OP code

| 00111 | 000 | 1100 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

$A R \leftarrow A S R$,
$S P \leftarrow S P+1$
Pops the contents of address stack register indicated by stack pointer to address register AR and then increments stack pointer SP.

## <3> Example

If the PSW contents are changed, while an interrupt processing routine is being executed, the PSW contents are transferred to the address register through WR at the beginning of the interrupt processing and saved to address stack register by the PUSH instruction. Before the execution returns from the interrupt routine, the address register contents are restored through WR to PSW by the POP instruction.

(9) PEEK WR, rf

Peek register file to window register
<1> OP code

| 00111 | rff | 0011 | rfc |
| :--- | :--- | :--- | :--- |

<2> Function
$W R \leftarrow(\mathrm{rf})$
Stores the register file contents to window register WR.
<3> Example
Stores the stack pointer SP contents at address 01H in the register file to the window register: PEEK WR, SP


## (10) POKE rf, WR

Poke window register to register file
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :--- | :--- | :--- |
| 00111 | rfR | 0010 | rfc |

## <2> Function

(rf) $\leftarrow W R$
Stores the window register WR contents to register file.

## <3> Example 1

Stores immediate data OFH to PODBIO for the register file through the window register:
MOV WR, \#OFH
POKE PODBIO, WR ; Sets all of PODo, POD1, POD2, and POD3 in output mode

## Bank 0 Column address



Column address


## <4> Note

Among register files, data memories can be seen at $40 \mathrm{H}-7 \mathrm{FH}$ ( $74 \mathrm{H}-7 \mathrm{FH}$ is system register). Therefore, the PEEK and POKE instructions can access addresses 40H through 7FH in each data memory bank, in addition to the register file. For example, these instructions can be used as follows:

MEM05F MEM 0.5FH
PEEK WR, PSW ; Stores PSW (7FH) contents in system register to WR
POKE MEM05F, WR ; Stores WR contents to address 5FH in data memory

(11) GET DBF, p

Get peripheral data to data buffer
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :--- | :--- | :--- |
| 00111 | PH | 1011 | PL |

## <2> Function

DBF $\leftarrow$ (p)
Stores the peripheral register contents to data buffer DBF.

## <3> Example 1

Stores the 8-bit contents for shift register SIOSFR in the serial interface to data buffers DBF0 and DBF1:
GET DBF, SIOSFR

<4> Note 1
The data buffer is assigned to addresses $0 \mathrm{CH}, 0 \mathrm{DH}, 0 \mathrm{EH}$, and OFH in bank 0 for the data memory, regardless of the bank register value.

|  |  | Ban |  |  |  |  |  |  |  |  | unn | addr | ess |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 |  | 1 | 2 |  |  | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|  | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | F |  |
|  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\stackrel{\sim}{0}$ | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\frac{\mathscr{O}}{\underline{0}}$ | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 7 |  |  |  |  |  |  | System register |  |  |  |  |  |  |  |  |  |  |  |

## Note 2

Up to 16 bits in the data buffer are available. When a peripheral circuit is accessed by the GET instruction, the number of bits, by which the circuit is to be accessed, differs depending on the circuit. For example, if the GET instruction is executed to access a peripheral circuit, which should be accessed in 8-bit units, data is stored in the lower 8 bits for the data buffer DBF (DBF1, DBF0).

(12) PUT p, DBF

Put data buffer to peripheral
<1> OP code

| 10 | 87 |  | 43 |
| :--- | :--- | :--- | :--- |
| 00111 | PH | 1010 | PL |

## <2> Function

(p) $\leftarrow$ DBF

Stores the data buffer DBF contents to peripheral register.

## <3> Example

Sets $0 A H$ and 05 H to data buffers DBF1 and DBF0, respectively, and transfers them to a peripheral register, shift register (SIOSFR) for serial interface:

| MOV | BANK, | $\# 00 \mathrm{H}$ | ; Data memory bank 0 |
| :--- | :--- | :--- | :--- |
| MOV | DBFO, | $\# 05 \mathrm{H}$ |  |
| MOV | DBF1, | \#OAH |  |
| PUT | SIOSFR |  |  |
|  | DBF |  |  |

Bank 0 Column address


## <4> Note

Up to 16 bits in the data buffer are available. When a peripheral circuit is accessed by the PUT instruction, the number of bits, by which the circuit is to be accessed, differs depending on the circuit. For example, if the PUT instruction is executed to access the shift register SIO, which should be accessed in 8-bits units, only the lower 8 bits for the data buffer DBF (DBF1, DBF0) are transferred (DBF3 and DBF2 are not transferred).


### 18.5.8 Branch Instructions

(1) BR addr

Branch to the address
<1> OP code

| 10 |  |
| :---: | :---: |
| 01100 | addr |

## <2> Function

$\mathrm{PC} \leftarrow$ addr
Branches to an address specified by addr.

(2) BR @AR

Branch to the address specified by address register
<1> OP code

| 00111 | 000 | 0100 | 0000 |
| :--- | :--- | :--- | :--- |

<2> Function
$P C \leftarrow A R$
Branches to the program address, specified by address register AR.
<3> Example 1
Sets 003FH in address register AR (ARO-AR3) and jumps to address 003FH by using the BR @AR instruction:

| MOV | AR3, | $\# 00 \mathrm{H}$ | $;$ AR3 $\leftarrow 00 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| MOV | AR2, | $\# 00 \mathrm{H}$ | $;$ AR2 $\leftarrow 00 \mathrm{H}$ |
| MOV | AR1, | $\# 03 \mathrm{H}$ | $;$ AR1 $\leftarrow 03 \mathrm{H}$ |
| MOV | AR0, | \#0FH | $;$ AR0 $\leftarrow 0$ FH |
| BR | @AR |  | $;$ Jumps to address $003 F H$ |

## Example 2

Changes the branch destination according to the data memory address 0.10 H contents, as follows:
0.10 H contents Branch destination label
$\mathrm{OOH} \rightarrow \mathrm{AAA}$
$01 \mathrm{H} \rightarrow \quad \mathrm{BBB}$
$02 \mathrm{H} \quad \rightarrow \quad \mathrm{CCC}$
03H $\rightarrow \quad$ DDD
04H $\rightarrow$ EEE
05H $\quad \rightarrow \quad$ FFF
06H $\rightarrow \quad$ GGG
$07 \mathrm{H} \rightarrow \mathrm{HHH}$
08H-0FH $\rightarrow \quad$ ZZZ
;*
; ** Jump table
Address
; *
0010H BR AAA
0011H BR BBB
0012H BR CCC

| 0013H | BR | DDD |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0014H | BR | EEE |  |  |
| 0015H | BR | FFF |  |  |
| 0016H | BR | GGG |  |  |
| 0017H | BR | HHH |  |  |
| 0018H | BR | ZZZ |  |  |
|  |  |  | : |  |
|  |  |  | : |  |
| MEM010 | MEM | 0.10 H |  |  |
|  | MOV | RPH, | \#00H | ; General register bank 0 |
|  | MOV | RPL, | \#02H | ; General register row address 1 |
|  | MOV | AR3, | \#00H | ; AR3 $\leftarrow 00 \mathrm{H}$ Sets AR to $001 \times \mathrm{H}$ |
|  | MOV | AR2, | \#00H | ; AR2 $\leftarrow 00 \mathrm{H}$ |
|  | MOV | AR1, | \#01H | ; AR1 $\leftarrow 01 \mathrm{H}$ |
|  | ST | ARO, | \#MEM010 | ; AR0 $\leftarrow 0.10 \mathrm{H}$ |
|  | SKF | ARO, | \#1000B | ; Sets 08H in AR0, if AR0 contents are greater than 08H |
|  | AND | ARO, | \#1000B | ; |
|  | BR | @AR |  |  |

<4> Note
The higher 6 bits of address register are fixed to 0 . Only lower 10 bits can be used.

### 18.5.9 Subroutine Instructions

(1) CALL addr

Call subroutine
<1> OP code

| 10 | 0 |
| :--- | :--- |
| 11100 | addr |

## <2> Function

$\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}$
$\mathrm{PC} \leftarrow$ addr

Increments the program counter PC value, stores it to stack, and branches to a subroutine specified by addr.
<3> Example 1


## Example 2


(2) CALL @AR

Call subroutine specified by address register
<1> OP code

| 00111 | 000 | 0101 | 0000 |
| :--- | :--- | :--- | :--- |

<2> Function
$\mathrm{SP} \leftarrow \mathrm{SP}-1$,
$\mathrm{ASR} \leftarrow \mathrm{PC}$,
$P C \leftarrow A R$
Increments and saves to the stack the program counter PC value, and branches to a subroutine that starts from the address specified by address register AR.

## <3> Example 1

Sets 0020 H in address register AR (ARO-AR3) and calls the subroutine at address 0020 H with the CALL @AR instruction:

| MOV | AR3, \#00H $\quad ; A R 3 \leftarrow 00 \mathrm{H}$ |  |
| :--- | :--- | :--- |
| MOV | AR2, \#00H | $;$ AR2 $\leftarrow 00 \mathrm{H}$ |
| MOV | AR1, \#02H | $;$ AR1 $\leftarrow 02 \mathrm{H}$ |
| MOV | AR0, \#00H | $;$ AR0 $\leftarrow 00 \mathrm{H}$ |
| CALL | @AR | $;$ Calls subroutine at address 0020 H |

## Example 2

Calls the following subroutine by the data memory address 0.10 H contents:

```
0.10H Contents Subroutine
    00H }->\quad\mathrm{ SUB1
    01H }->\quad\mathrm{ SUB2
    02H }\quad->\quad\mathrm{ SUB3
    03H }->\quad\mathrm{ SUB4
    04H }->\quad\mathrm{ SUB5
    05H }->\quad\mathrm{ SUB6
    06H }->\quad\mathrm{ SUB7
    07H }->\quad\mathrm{ SUB8
08H-0FH }->\mathrm{ SUB9
```



## <4> Note

The higher 6 bits of address register are fixed to 0 . Only lower 10 bits can be used.
(3) RET

Return to the main program from subroutine
<1> OP code

| 10 | 87 | 43 | 0 |
| :--- | :--- | :--- | :--- |
| 00111 | 000 | 1110 | 0000 |

<2> Function
$\mathrm{PC} \leftarrow \mathrm{ASR}$,
$S P \leftarrow S P+1$
Instruction to return to the main program from a subroutine.
Restores the return address, saved to the stack by the CALL instruction, to the program counter.
<3> Example

(4) RETSK

Return to the main program then skip next instruction
<1> OP code

| 00111 | 001 | 1110 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

$\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ and skip
Instruction to return to the main program from a subroutine.
Skips the instruction next to the CALL instruction (Executes as NOP instruction).
Therefore, restores the return address, saved to the stack by the CALL instruction, to program counter PC and then increments the program counter.

## <3> Example

Executes the RET instruction, if the LSB (least significant bit) content for address 25 H in the data memory (RAM) is 0 . The execution is returned to the instruction next to the CALL instruction. If the LSB is 1 , executes the RETSK instruction. The execution is returned to the instruction following the one next to the CALL instruction (in this example, ADD 03H, 16H).

(5) RETI

Return to the main program from interrupt service routine
<1> OP code

| 00111 | 100 | 1110 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

$\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{INTR} \leftarrow \mathrm{INTSK}, \mathrm{SP} \leftarrow \mathrm{SP}+1$
Instruction to return to the main program, from an interrupt service program.
Restores the return address, saved to the stack by a vector interrupt, to the program counter.
Part of the system register is also returned to the status before the occurrence of the vector interrupt.

## <3> Note 1

The system register contents that are automatically saved (i.e., that can be restored by the RETI instruction) when an interrupt occurs is PSWORD.

## Note 2

If the RETI instruction is used, instead of the RET instruction, in an ordinary subroutine, the contents of the bank (which are to be saved when an interrupt occurs) are changed to the contents of the interrupt stack, when the execution has returned to the return address. Consequently, an unpredictable status may be assumed. Therefore, use the RET (or RETSK) instruction to return from a subroutine.

### 18.5.10 Interrupt Instructions

## (1) EI

Enable Interrupt
<1> OP code

| 00111 | 000 | 1111 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

INTEF $\leftarrow 1$
Enables a vectored interrupt.
The interrupt is enabled, after the instruction next to the El instruction has been executed.

## <3> Example 1

As shown in the following example, the interrupt request is accepted after the instruction next to that, that has accepted the interrupt, has been completely executed (excluding an instruction that manipulates program counter). The flow then shifts to the vector address ${ }^{\text {Note1 }}$.


Notes 1. The vector address differs, depending on the interrupt to be accepted. Refer to Table 141 Interrupt Source Types.
2. The interrupt accepted in this example (an interrupt request is generated after the El instruction has been executed and the execution flow shifts to an interrupt service routine) is the interrupt, whose interrupt enable flag (IP $\times \times \times$ ) is set. The interrupt request generation without the interrupt enable flag set does not change the program flow, after the El instruction has been executed (therefore, the interrupt is not accepted). However, interrupt request flag (IRQ $\times \times \times$ ) is set, and the interrupt is accepted, as soon as the interrupt enable flag is set.

## Example 2

An example of an interrupt, which occurs in response to an interrupt request being accepted when program counter PC is being executed:


| 00111 | 001 | 1111 | 0000 |
| :--- | :--- | :--- | :--- |

<2> Function
INTEF $\leftarrow 0$
Instruction to disable a vectored interrupt.
<3> Example
Refer to Example 1 in (1) El.

### 18.5.11 Other Instructions

## (1) STOP s

Stop CPU and release by condition s
<1> OP code

| 3 |  |  | 0 |
| :--- | :--- | :--- | :---: |
| 00111 | 010 | 1111 | s |

<2> Function
Stops the system clock and places the device in the STOP mode.
In the STOP mode, the power dissipation for the device is minimized.
The condition, under which the STOP mode is to be released, is specified by operand (s).
For the stop releasing condition (s), refer to 15.3.
(2) HALT h

Halt CPU and release by condition $h$
<1> OP code

| 3 |  |  | 0 |
| :--- | :--- | :--- | :--- |
| 00111 | 011 | 1111 | h |

## <2> Function

Places the device in the halt mode.
In the halt mode, the power dissipation for the device is reduced.
The condition, under which the halt mode is to be released, is specified by operand ( h ).
For halt releasing condition (h), refer to 15.2 HALT MODE.
(3) NOP

No operation
<1> OP code

| 00111 | 100 | 1111 | 0000 |
| :--- | :--- | :--- | :--- |

## <2> Function

Performs nothing and consumes one machine cycle.
[MEMO]

## CHAPTER 19 ASSEMBLER RESERVED WORDS

### 19.1 MASK OPTION PSEUDO INSTRUCTIONS

To create $\mu$ PD17120, 17121, 17132, and 17133 programs, it is necessary to specify whether pins that can have pull-up resistors have pull-up resistors. This is done in the assembler source program using mask option pseudo instructions. To set the mask option, note that D171××.OPT file in the AS171×× ( $\mu$ PD171×× device file) must be in the current directory at assembly time.

Specify mask options for the following pins:

- RESET pin
- Port OD (POD $\left.3, \mathrm{POD}_{2}, \mathrm{POD}_{1}, \mathrm{POD} 0\right)$
- Port OE (POE1, POEo)


### 19.1.1 OPTION and ENDOP Pseudo Instructions

The block from the OPTION pseudo instruction to the ENDOP pseudo instruction is defined as the option definition block.

The format for the mask option definition block is shown below. Only the three pseudo instructions listed in Table 19-1 can be described in this block.

Format:

$$
\begin{aligned}
& \frac{\text { Symbol }}{\text { [label:] }} \frac{\text { Mnemonic }}{\text { OPTION }} \quad \begin{array}{l}
\text { Operand } \\
\text { [;comment] }
\end{array} \\
& \text { • } \\
& \text { • } \\
& \text { • } \\
& \text { • } \\
& \text { ENDOP }
\end{aligned}
$$

### 19.1.2 Mask Option Definition Pseudo Instructions

Table 19-1 lists the pseudo instructions which define the mask options for each pin.

Table 19-1. Mask Option Definition Pseudo Instructions

| Pin | Mask Option Pseudo Instruction | Number of Operands | Parameter Name |
| :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | OPTRES | 1 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |
| POD3-P0D0 | OPTPOD | 4 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |
| P0E1, P0E0 | OPTP0E | 2 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |

The OPTRES format is shown below. Specify the $\overline{\text { RESET }}$ mask option in the operand field.
$\frac{\text { Symbol }}{[\text { label: }]} \frac{\text { Mnemonic }}{\text { OPTRES }} \cdots \frac{\text { Operand }}{(\overline{\text { RESET }})} \frac{\text { Comment }}{\text { [;comment] }}$

The OPTPOD format is shown below. Specify mask options for all pins of port OD. Specify the pins in the operand field starting at the first operand in the order $P O D_{3}, P O D_{2}, P O D_{1}$, then PODo.
Symbol

[label:] $\frac{\text { Mnemonic }}{\text { OPTPOD }} \quad$| Operand |
| :---: |
| $\left(\mathrm{POD}_{3}\right),\left(\mathrm{POD}_{2}\right),\left(\mathrm{POD}_{1}\right),\left(\mathrm{PODD}_{0}\right)$ |$\frac{\text { Comment }}{\text { [;comment] }}$

The OPTPOE is shown below. Specify mask options for all pins of port OE. Specify the pins in the operand field starting at the first operand in the order POE1, POE 0 .

$$
\frac{\text { Symbol }}{\text { [label:] }} \frac{\text { Mnemonic }}{\text { OPTP0E }} \frac{\text { Operand }}{(\text { POE1), (POE })} \frac{\text { Comment }}{\text { [;comment] }}
$$

## Example of describing mask options

RESET pin: Pull-up
POD 3: Open, POD2: Open, POD1: Pull-up, PODo: Pull-up,
POE1: Pull-up, POEo: Open

| Symbol | Mnemonic | Operand | Comment |
| :---: | :---: | :---: | :---: |
| ; $\mu$ PD17133 |  |  |  |
| Setting mask options: | OPTION |  |  |
|  | OPTRES | PULLUP |  |
|  | OPTPOD | OPEN, OPEN, PULLUP, PULLUP |  |
|  | OPTPOE | PULLUP, OPEN |  |
|  | ENDOP |  |  |

### 19.2 RESERVED SYMBOLS

The reserved symbols defined in the $\mu$ PD17120 subseries device file (AS1712×, AS1713x) are listed below.

### 19.2.1 List of Reserved Symbols ( $\mu$ PD17120, 17121)

System register (SYSREG)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| AR3 | MEM | 0.74 H | R | Bits 15 to 12 of the address register |
| AR2 | MEM | 0.75 H | R/W | Bits 11 to 8 of the address register |
| AR1 | MEM | 0.76 H | R/W | Bits 7 to 4 of the address register |
| AR0 | MEM | 0.77 H | R/W | Bits 3 to 0 of the address register |
| WR | MEM | 0.78 H | R/W | Window register |
| BANK | MEM | 0.79 H | R/W | Bank register |
| IXH | MEM | 0.7 AH | R/W | Index register high |
| MPH | MEM | 0.7 AH | R/W | Data memory row address pointer high |
| MPE | FLG | 0.7AH. 3 | R/W | Memory pointer enable flag |
| IXM | MEM | 0.7 BH | R/W | Index register middle |
| MPL | MEM | 0.7 BH | R/W | Data memory row address pointer low |
| IXL | MEM | 0.7 CH | R/W | Index register low |
| RPH | MEM | 0.7DH | R/W | General register pointer high |
| RPL | MEM | 0.7 EH | R/W | General register pointer low |
| PSW | MEM | 0.7 FH | R/W | Program status word |
| BCD | FLG | 0.7EH. 0 | R/W | BCD flag |
| CMP | FLG | 0.7 FH .3 | R/W | Compare flag |
| CY | FLG | 0.7FH. 2 | R/W | Carry flag |
| Z | FLG | 0.7 FH .1 | R/W | Zero flag |
| IXE | FLG | 0.7FH. 0 | R/W | Index enable flag |

## Data buffer (DBF)

| Symbol Name | Attribute | Value | Read/Write |  |
| :--- | :---: | :---: | :---: | :--- |
| DBF3 | MEM | 0.0 CH | R/W | DBF bits 15 to 12 |
| DBF2 | MEM | 0.0 DH | R/W | DBF bits 11 to 8 |
| DBF1 | MEM | $0.0 E H$ | R/W | DBF bits 7 to 4 |
| DBF0 | MEM | $0.0 F H$ | R/W | DBF bits 3 to 0 |

## Port register

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| P0E1 | FLG | 0.6FH. 1 | R/W | Port 0E bit 1 |
| POEO | FLG | 0.6FH. 0 | R/W | Port 0E bit 0 |
| POA3 | FLG | 0.70H. 3 | R/W | Port 0A bit 3 |
| POA2 | FLG | 0.70H. 2 | R/W | Port 0A bit 2 |
| POA1 | FLG | 0.70H. 1 | R/W | Port 0A bit 1 |
| POAO | FLG | $0.70 \mathrm{H.0}$ | R/W | Port 0A bit 0 |
| P0B3 | FLG | 0.71H. 3 | R/W | Port 0B bit 3 |
| P0B2 | FLG | 0.71 H .2 | R/W | Port OB bit 2 |
| POB1 | FLG | 0.71 H .1 | R/W | Port OB bit 1 |
| POBO | FLG | 0.71 H .0 | R/W | Port OB bit 0 |
| P0C3 | FLG | 0.72H. 3 | R/W | Port OC bit 3 |
| POC2 | FLG | 0.72 H .2 | R/W | Port OC bit 2 |
| P0C1 | FLG | 0.72H. 1 | R/W | Port 0C bit 1 |
| POC0 | FLG | 0.72H.0 | R/W | Port OC bit 0 |
| P0D3 | FLG | 0.73 H .3 | R/W | Port OD bit 3 |
| POD2 | FLG | 0.73H.2 | R/W | Port OD bit 2 |
| P0D1 | FLG | 0.73H. 1 | R/W | Port OD bit 1 |
| PODO | FLG | 0.73H.0 | R/W | Port 0D bit 0 |

Register file (control register)
(1/2)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP | MEM | 0.81 H | R/W | Stack pointer |
| SIOEN | FLG | 0.8AH. 0 | R/W | SIO enable flag |
| INT | FLG | 0.8FH. 0 | R | INT pin status flag |
| PDRESEN | FLG | 0.90H.0 | R/W | Power-down reset enable flag |
| TMEN | FLG | 0.91H. 3 | R/W | Timer enable flag |
| TMRES | FLG | 0.91H. 2 | R/W | Timer reset flag |
| TMCK1 | FLG | 0.91H. 1 | R/W | Timer count pulse selection flag bit 1 |
| TMCKO | FLG | 0.91 H .0 | R/W | Timer count pulse selection flag bit 0 |
| TMOSEL | FLG | 0.92H.0 | R/W | Timer output port/port selection flag |
| SIOTS | FLG | 0.9AH. 3 | R/W | SIO start flag |
| SIOHIZ | FLG | 0.9AH. 2 | R/W | SO pin status |
| SIOCK1 | FLG | 0.9AH. 1 | R/W | Serial clock selection flag bit 1 |
| SIOCKO | FLG | 0.9AH. 0 | R/W | Serial clock selection flag bit 0 |

## Register file (control register)

(2/2)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| IEGMD1 | FLG | 0.9FH. 1 | R/W | INT pin edge detection selection flag bit 1 |
| IEGMD0 | FLG | 0.9FH. 0 | R/W | INT pin edge detection selection flag bit 0 |
| POBGIO | FLG | 0.A4H. 0 | R/W | POB group input/output selection flag ( $1=$ all POBs are output ports.) |
| IPSIO | FLG | 0.AFH. 2 | R/W | SIO interrupt flag |
| IPTM | FLG | 0.AFH. 1 | R/W | Timer interrupt enable flag |
| IP | FLG | 0.AFH. 0 | R/W | INT pin interrupt enable flag |
| P0EBIO1 | FLG | 0.B2H. 1 | R/W | P0E1 input/output selection flag ( $1=$ output port) |
| POEBIOO | FLG | 0.B2H. 0 | R/W | POE o input/output selection flag ( $1=$ output port) |
| P0DBIO3 | FLG | 0.B3H. 3 | R/W | POD3 input/output selection flag (1=output port) |
| P0DBIO2 | FLG | 0.B3H. 2 | R/W | POD 2 input/output selection flag ( $1=$ output port) |
| P0DBIO1 | FLG | 0.B3H. 1 | R/W | POD 1 input/output selection flag ( 1 =output port) |
| PODBIOO | FLG | 0.B3H. 0 | R/W | PODo input/output selection flag ( $1=$ output port) |
| P0CBIO3 | FLG | 0.B4H. 3 | R/W | $\mathrm{POC}_{3}$ input/output selection flag ( 1 =output port) |
| POCBIO2 | FLG | 0.B4H. 2 | R/W | POC2 input/output selection flag ( $1=$ output port) |
| P0CBIO1 | FLG | $0 . \mathrm{B4H} .1$ | R/W | POC 1 input/output selection flag ( $1=$ output port) |
| POCBIOO | FLG | 0.B4H. 0 | R/W | POCo input/output selection flag (1=output port) |
| P0ABIO3 | FLG | 0.B5H. 3 | R/W | POAs input/output selection flag (1 =output port) |
| P0ABIO2 | FLG | 0.B5H. 2 | R/W | POA2 input/output selection flag ( 1 =output port) |
| P0ABIO1 | FLG | 0.B5H. 1 | R/W | POA 1 input/output selection flag ( 1 =output port) |
| POABIOO | FLG | 0.B5H. 0 | R/W | POAo input/output selection flag (1=output port) |
| IRQSIO | FLG | 0.BDH. 0 | R/W | SIO interrupt request flag |
| IRQTM | FLG | 0.BEH. 0 | R/W | Timer interrupt request flag |
| IRQ | FLG | 0.BFH. 0 | R/W | INT pin interrupt request flag |

Peripheral hardware register

| Symbol Name | Attribute | Value | Read/Write | Description |
| :--- | :---: | :---: | :---: | :--- |
| SIOSFR | DAT | 01 H | R/W | Peripheral address of the shift register |
| TMC | DAT | $02 H$ | $R$ | Peripheral address of the timer count register |
| TMM | DAT | $03 H$ | W | Peripheral address of the timer modulo register |
| AR | DAT | $40 H$ | R/W | Peripheral address of the address register for GET, PUT, <br> PUSH, CALL, BR, MOVT, and INC instructions |

Others

| Symbol Name | Attribute | Value |  |
| :--- | :---: | :---: | :--- |
| DBF | DAT | OFH | Fix operand value of PUT, GET, MOVT instructions |
| IX | DAT | $01 H$ | Fix operand value of INC instruction |

Figure 19-1. Configuration of Control Register ( $\mu$ PD17120, 17121) (1/2)


Remark ( ) means the address when using assembler (AS17K).
All flags of the control register are registered in device file as assembler reserved words. It is convenient for program design to use the reserved words.

Figure 19-1. Configuration of Control Register ( $\mu$ PD17120, 17121) (2/2)


Note The INT flag differs depending on the INT pin state at the time.
19.2.2 List of Reserved Symbols ( $\mu$ PD17132, 17133, 17P132, 17P133)

System register (SYSREG)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| AR3 | MEM | 0.74 H | R | Address register bits 15 to 12 |
| AR2 | MEM | 0.75 H | R/W | Address register bits 11 to 8 |
| AR1 | MEM | 0.76 H | R/W | Address register bits 7 to 4 |
| AR0 | MEM | 0.77 H | R/W | Address register bits 3 to 0 |
| WR | MEM | 0.78 H | R/W | Window register |
| BANK | MEM | 0.79 H | R/W | Bank register |
| IXH | MEM | 0.7 AH | R/W | Index register high |
| MPH | MEM | 0.7 AH | R/W | Data memory row address pointer high |
| MPE | FLG | 0.7AH. 3 | R/W | Memory pointer enable flag |
| IXM | MEM | 0.7 BH | R/W | Index register middle |
| MPL | MEM | 0.7 BH | R/W | Data memory row address pointer low |
| IXL | MEM | 0.7 CH | R/W | Index register low |
| RPH | MEM | 0.7 DH | R/W | General register pointer high |
| RPL | MEM | 0.7 EH | R/W | General register pointer low |
| PSW | MEM | 0.7 FH | R/W | Program status word |
| BCD | FLG | 0.7 EH .0 | R/W | BCD flag |
| CMP | FLG | 0.7 FH .3 | R/W | Compare flag |
| CY | FLG | 0.7 FH .2 | R/W | Carry flag |
| Z | FLG | 0.7 FH .1 | R/W | Zero flag |
| IXE | FLG | 0.7FH. 0 | R/W | Index enable flag |

## Data buffer (DBF)

| Symbol Name | Attribute | Value | Read/Write |  |
| :--- | :---: | :---: | :---: | :--- |
| DBF3 | MEM | 0.0 CH | R/W | DBF bits 15 to 12 |
| DBF2 | MEM | 0.0 DH | R/W | DBF bits 11 to 8 |
| DBF1 | MEM | $0.0 E H$ | R/W | DBF bits 7 to 4 |
| DBF0 | MEM | $0.0 F H$ | R/W | DBF bits 3 to 0 |

## Port register

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| P0E1 | FLG | 0.6FH. 1 | R/W | Port OE bit 1 |
| POEO | FLG | 0.6FH. 0 | R/W | Port OE bit 0 |
| P0A3 | FLG | 0.70H. 3 | R/W | Port 0A bit 3 |
| POA2 | FLG | 0.70H. 2 | R/W | Port 0A bit 2 |
| P0A1 | FLG | 0.70H. 1 | R/W | Port OA bit 1 |
| POAO | FLG | 0.70H.0 | R/W | Port 0A bit 0 |
| P0B3 | FLG | 0.71H. 3 | R/W | Port OB bit 3 |
| P0B2 | FLG | 0.71 H .2 | R/W | Port OB bit 2 |
| P0B1 | FLG | 0.71H. 1 | R/W | Port OB bit 1 |
| POBO | FLG | 0.71 H .0 | R/W | Port OB bit 0 |
| P0C3 | FLG | 0.72H. 3 | R/W | Port OC bit 3 |
| P0C2 | FLG | 0.72 H .2 | R/W | Port OC bit 2 |
| POC1 | FLG | 0.72H. 1 | R/W | Port OC bit 1 |
| POCO | FLG | 0.72H.0 | R/W | Port OC bit 0 |
| P0D3 | FLG | 0.73H. 3 | R/W | Port 0D bit 3 |
| P0D2 | FLG | 0.73H. 2 | R/W | Port OD bit 2 |
| P0D1 | FLG | 0.73H. 1 | R/W | Port OD bit 1 |
| PODO | FLG | 0.73 H .0 | R/W | Port 0D bit 0 |

## Register file (control register)

(1/2)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP | MEM | 0.81 H | R/W | Stack pointer |
| SIOEN | FLG | 0.8AH. 0 | R | SIO enable flag |
| INT | FLG | 0.8FH. 0 | R/W | INT pin status flag |
| PDRESEN | FLG | 0.90H. 0 | R/W | Power-down reset enable flag |
| TMEN | FLG | 0.91 H .3 | R/W | Timer enable flag |
| TMRES | FLG | 0.91 H .2 | R/W | Timer reset flag |
| TMCK1 | FLG | 0.91H. 1 | R/W | Timer source clock selection flag bit 1 |
| TMCKO | FLG | 0.91 H .0 | R/W | Timer source clock selection flag bit 0 |
| TMOSEL | FLG | 0.92H.0 | R/W | Timer output port/port selection flag |
| SIOTS | FLG | 0.9AH. 3 | R/W | SIO start flag |
| SIOHIZ | FLG | 0.9AH. 2 | R/W | SO pin status |
| SIOCK1 | FLG | 0.9AH. 1 | R/W | SIO source clock selection flag bit 1 |
| SIOCKO | FLG | 0.9AH. 0 | R/W | SIO source clock selection flag bit 0 |
| CMPCH1 | FLG | 0.9 CH .1 | R/W | Comparator input channel selection flag bit 1 |
| CMPCH0 | FLG | 0.9 CH .0 | R/W | Comparator input channel selection flag bit 0 |
| CMPVREF3 | FLG | 0.9DH. 3 | R/W | Comparator reference voltage selection flag bit 3 |
| CMPVREF2 | FLG | 0.9DH. 2 | R/W | Comparator reference voltage selection flag bit 2 |
| CMPVREF1 | FLG | 0.9DH. 1 | R/W | Comparator reference voltage selection flag bit 1 |
| CMPVREFO | FLG | 0.9DH. 0 | R/W | Comparator reference voltage selection flag bit 0 |
| CMPSTRT | FLG | 0.9EH. 1 | R | Comparator start flag |
| CMPRSLT | FLG | 0.9EH. 0 | R/W | Comparator comparison result flag |
| IEGMD1 | FLG | 0.9FH. 1 | R/W | INT pin edge detection selection flag bit 1 |
| IEGMD0 | FLG | 0.9FH.0 | R/W | INT pin edge detection selection flag bit 0 |
| POC3IDI | FLG | 0.A3H. 3 | R/W | $\mathrm{POC}_{3}$ input port disable flag (POC3/Cin3 selection) |
| POC2IDI | FLG | 0.A3H. 2 | R/W | $\mathrm{POC}_{2}$ input port disable flag (POC2/Cin2 selection) |
| P0C1IDI | FLG | 0.A3H. 1 | R/W |  |
| POCOIDI | FLG | 0.A3H. 0 | R/W | POCo input port disable flag (POCo/Cino selection) |
| POBGIO | FLG | 0.A4H. 0 | R/W | POB group input/output selection flag ( $1=$ all POEs are output ports.) |
| IPSIO | FLG | 0.AFH. 2 | R/W | SIO interrupt flag |
| IPTM | FLG | 0.AFH. 1 | R/W | Timer interrupt enable flag |
| IP | FLG | 0.AFH. 0 | R/W | INT pin interrupt enable flag |
| P0EBIO1 | FLG | 0.B2H. 1 | R/W | P0E 1 input/output selection flag ( 1 =output port) |
| POEBIOO | FLG | 0.B2H.0 | R/W | POEo input/output selection flag (1=output port) |
| P0DBIO3 | FLG | 0.B3H. 3 | R/W | POD3 input/output selection flag ( $1=$ output port) |
| PODBIO2 | FLG | 0.B3H. 2 | R/W | POD2 input/output selection flag ( 1 =output port) |
| P0DBIO1 | FLG | 0.B3H. 1 | R/W | POD 1 input/output selection flag ( $1=o u t p u t$ port) |
| PODBIOO | FLG | 0.B3H. 0 | R/W | PODo input/output selection flag ( $1=$ output port) |

Register file (control register)
(2/2)

| Symbol Name | Attribute | Value | Read/Write | Description |
| :---: | :---: | :---: | :---: | :---: |
| P0CBIO3 | FLG | 0.B4H. 3 | R/W | POC3 input/output selection flag (1=output port) |
| P0CBIO2 | FLG | 0.B4H. 2 | R/W | POC2 input/output selection flag (1=output port) |
| P0CBIO1 | FLG | 0.B4H. 1 | R/W | POC1 input/output selection flag (1=output port) |
| POCBIOO | FLG | 0.B4H.0 | R/W | POCo input/output selection flag (1=output port) |
| P0ABIO3 | FLG | 0.B5H. 3 | R/W | POAs input/output selection flag (1 =output port) |
| P0ABIO2 | FLG | 0.B5H. 2 | R/W | POA2 input/output selection flag (1=output port) |
| P0ABIO1 | FLG | 0.B5H. 1 | R/W | POA1 input/output selection flag (1=output port) |
| POABIO0 | FLG | 0.B5H.0 | R/W | POAo input/output selection flag (1=output port) |
| IRQSIO | FLG | 0.BDH. 0 | R/W | SIO interrupt request flag |
| IRQTM | FLG | 0.BEH. 0 | R/W | Timer interrupt request flag |
| IRQ | FLG | 0.BFH. 0 | R/W | INT pin interrupt request flag |

Peripheral hardware register

| Symbol Name | Attribute | Value | Read/Write | Description |
| :--- | :---: | :---: | :---: | :--- |
| SIOSFR | DAT | $01 H$ | R/W | Peripheral address of the shift register |
| TMC | DAT | $02 H$ | $R$ | Peripheral address of the timer count register |
| TMM | DAT | $03 H$ | W | Peripheral address of the timer modulo register |
| AR | DAT | $40 H$ | R/W | Peripheral address of the address register for GET, PUT, <br> PUSH, CALL, BR, MOVT, and INC instructions |

## Others

| Symbol Name | Attribute | Value | Description |
| :--- | :---: | :---: | :--- |
| DBF | DAT | $0 F H$ | Fix operand value of PUT, GET, MOVT instructions |
| IX | DAT | $01 H$ | Fix operand value of INC instruction |

Figure 19-2. Configuration of Control Register ( $\mu$ PD17132, 17133, 17P132, 17P133) (1/2)


Remark ( ) means the address when using assembler (AS17K).
All flags of the control register are registered in device file as assembler reserved words. It is convenient for program design to use the reserved words.

Figure 19-2. Configuration of Control Register ( $\mu$ PD17132, 17133, 17P132, 17P133) (2/2)


Note The INT flag differs depending on the INT pin state at the time.
[MEMO]

## APPENDIX A DEVELOPMENT TOOLS

The following support tools are available for developing programs for the $\mu$ PD17120 subseries.

Hardware

| Name | Outline |
| :--- | :--- |
| In-circuit Emulator <br> $\left[\begin{array}{l}\text { IE-17K } \\ \text { IE-17K-ETNote 1 } \\ \text { EMU-17KNote 1 }\end{array}\right]$ | IE-17K, IE-17K-ET, and EMU-17K are the in-circuit emulators common to all <br> 17K-series products. <br> IE-17K and IE-17K-ET are used by connecting to the host machine PC-9800 <br> series or IBM PC/ATM through RS-232-C. EMU-17K is used by installing <br> in the expansion slot of the host machine PC-9800 series. <br> By using it in combination with the system evaluation board (SE board) <br> dedicated to the relevant machine type, the emulator can perform opera- <br> tions compatible with it. An even more advanced debugging environment <br> can be realized by using SIMPLEHOST, which is man-machine interface <br> software. <br> EMU-17K is equipped with the function of checking the contents of the <br> data memory in a real-time environment. |
| SE Board <br> (SE-17120) | The SE-17120 is an SE board for the $\mu$ PD17120 subseries. The board is <br> used for evaluation of single system units as well as for debugging by <br> being combined with an in-circuit emulator. |
| Emulation Probe <br> (EP-17120CS) | The EP-17120CS, which is the emulation probe for the $\mu$ PD17120 sub- <br> series, connects between an SE board and a target system. |
| $\left.\begin{array}{l}\text { PROM Programmer } \\ \text { AF-9703Note 3 } \\ \text { AF-9704Note 3 } \\ \text { AF-9705Note 3 } \\ \text { AF-9706Note 3 }\end{array}\right]$ | AF-9703, AF-9704, AF-9705, and AF-9706 are the PROM programmers <br> compatible with the $\mu$ PD17P132 and 17P133. By connecting them to the <br> program adapter AF-9808M, the $\mu$ PD17P132 and 17P133 are enabled for <br> programming. |
| Program Adapter <br> (AF-9808MNote 3) | The AF-9808M, which is an adapter for programming the $\mu$ PD17P132CS, <br> $17 P 132 G T, ~ 17 P 132 C S, ~ a n d ~ 17 P 33 G T, ~ i s ~ u s e d ~ i n ~ c o m b i n a t i o n ~ w i t h ~ t h e ~ A F-~$ <br> $9703, ~ A F 9704, ~ A F-9705, ~ o r ~ A F-9706 . ~$ |

Notes 1. Low-price version: External-power type
2. This is a product of I.C Co., Ltd. For further details, please contact I.C Co. in Tokyo (Tel: 03-34473793).
3. This is the product of the Ando Electric, Ltd. For further details, please contact Ando Electric Co., Ltd. in Tokyo (Tel: 03-3733-1151).

Software

| Name | Outline | Host Machine |  | S | Supply Medium | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17K-Series Assembler (AS17K) | AS17K is an assembler which can be used in common for the 17 K series. For program development of the $\mu$ PD17120 series, AS17K and device files (AS17120, AS17121, AS17132, AS17133) are used together. | PC-9800 series | MS-DOS ${ }^{\text {TM }}$ |  | 5-inch 2HD | $\mu$ S5A10AS17K |
|  |  |  |  |  | 3.5-inch 2HD | $\mu$ S5A13AS17K |
|  |  | IBM PC/AT | PC DOS ${ }^{\text {TM }}$ |  | 5-inch 2HC | $\mu$ S7B10AS17K |
|  |  |  |  |  | 3.5-inch 2HC | $\mu$ S7B13AS17K |
| Device <br> Files | AS17120, AS17121, AS17132, and AS17133 are the device files for the $\mu$ PD17120 subseries. These are used in combination with the assembler (AS17K) common to the 17K series. | PC-9800 series | MS-DOS |  | 5-inch 2HD | $\mu$ S5A10AS17120 ${ }^{\text {Note }}$ |
|  |  |  |  |  | 3.5 -inch 2HD | $\mu$ S5A13AS17120 ${ }^{\text {Note }}$ |
|  |  | IBM PC/AT | PC DOS |  | $5-$ inch 2 HC | $\mu$ S7B10AS17120 ${ }^{\text {Note }}$ |
|  |  |  |  |  | 3.5-inch 2HC | $\mu$ S7B13AS17120Note |
| Support Software (SIMPLEHOST) | This software is used for machine interfacing on Windows ${ }^{\text {TM }}$ when doing program development by means of an in-circuit emulator and a personal computer. | PC-9800 series | MS-DOS | Windows | 5-inch 2HD | $\mu$ S5A10IE17K |
|  |  |  |  |  | 3.5-inch 2HD | $\mu$ S5A13IE17K |
|  |  | IBM PC/AT | PC DOS |  | 5-inch 2 HC | $\mu$ S7B10IE17K |
|  |  |  |  |  | 3.5-inch 2HC | $\mu$ S7B13IE17K |

Note $\mu \mathrm{S} \times \times \times \times A S 17120$ contains AS17120, AS17121, AS17132, and AS17133.

Remark Compatible OS versions include the following:

| OS | Version |
| :--- | :--- |
| MS-DOS | Ver. 3.30 to Ver. 5.00A |

Note MS-DOS Vers. 5.00/5.00A and PC DOS Ver. 5.0 are equipped with the task swap function. However, this software is not.

## APPENDIX B ORDERING MASK ROM

After developing the program, place an order for the mask ROM version, according to the following procedure:

## (1) Make reservation when ordering mask ROM.

Advice NEC of the schedule for placing an order for the mask ROM. If NEC is not informed in advance, ontime delivery may not be possible.
(2) Create ordering medium.

Use UV-EPROM to place an order for the mask ROM.
Add/PROM as an assemble option of the Assembler (AS17K), and create a mask ROM ordering HEX file (with extender for .PRO). Next, write the mask ROM ordering HEX file into the UV-EPROM. Create three UVEPROMs with the same contents.
(3) Prepare necessary documents.

Fill out the following forms to place an order for the mask ROM:

- Mask ROM ordering sheet
- Mask ROM ordering check sheet
(4) Ordering

Submit the media created in (2) and documents prepared in (3) to NEC by the specified date.
[MEMO]

## APPENDIX C CAUTIONS TO TAKE IN SYSTEM CLOCK OSCILLATION CIRCUIT CONFIGURATIONS

The system clock oscillation circuit operates with a ceramic resonator connected to the X 1 and X 2 pins or with an oscillation resistor connected to the OSC 1 and OSCo pins.

Figure C-1 shows the externally installed system clock oscillation circuit.

Figure C-1. Externally Installed System Clock Oscillation Circuit


Caution Regarding the system clock oscillation circuit, make sure that its ground wire's resistance component and impedance component are minimized. Also, to avoid the effect of wiring capacity, etc., please wire the part encircled in the dotted line in Figure C-1 in the manner described below:

- Make the wiring as short as possible.
- Do not allow it to intersect other signal conductors. Do not let it be near lines in which a large fluctuating current flows.
- Make sure that the grounding point of the oscillation circuit's capacitor is constantly at the same electric potential as Vss. Do not let it be near a GND wire in which a large current flows.
- Do not extract signals from the oscillation circuit.

Figure C-2 shows unsatisfactory oscillation circuit examples.

Figure C-2. Unsatisfactory Oscillation Circuit Examples
(a) Connecting circuit whose wiring is too long
(b) Signal conductors are intersecting

(c) Functuating large current located too close to the signal conductor

(e) Signals are being extracted


## [A]

ADD m, \#n4... 193
ADD r, m... 189
ADDC m, \#n4... 198
ADDC r, m... 195
AND m, \#n4... 214
AND r, m... 213
[B]
BR addr... 239
BR @AR... 240
[C]
CALL addr... 217
CALL @AR:... 242
[D]
DI... 248
[E]
El... 247
[G]
GET DBF, p... 236
[H]
HALT h... 249
[I]
INC AR... 199
INC IX... 201
[L]

$$
\text { LD r, m... } 222
$$

## [M]

MOV m, \#n4... 229
MOV m, @r... 227
MOV @r, m... 225

MOVT DBF, @AR... 229
[N]
NOP... 249
[0]
OR m, \#n4... 212
OR r, m... 211

## [P]

PEEK WR, rf... 234
POKE rf, WR... 235
POP AR... 233
PUSH AR... 230
PUT p, DBF... 238
[R]
RET... 245
RETI... 246
RETSK... 245
RORC r... 221
[S]
SKE m, \#n4... 218
SKF m, \#n... 217
SKGE m, \#n4... 220
SKLT m, \#n4... 220
SKNE m, \#n4... 219
SKT m, \#n... 216
ST m, r... 224
STOP s... 249
SUB m, \#n4... 205
SUB r, m... 202
SUBC m, \#n4... 209
SUBC r, m... 207
[X]
XOR m, \#n4... 216
XOR r, m... 214
[MEMO]


[^0]:    SIMPLEHOST is a trademark of NEC Corporation.
    MS-DOS ${ }^{\text {TM }}$ and WINDOWS ${ }^{\text {TM }}$ are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

